Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

STM32F405 Datasheet(PDF) 123 Page - STMicroelectronics

Part # STM32F405
Description  Arm® Cortex®-M4 32b MCUFPU, 210DMIPS, up to 1MB Flash/1924KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera
PDF  204 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F405 Datasheet(HTML) 123 Page - STMicroelectronics

Back Button STM32F405 Datasheet HTML 119Page - STMicroelectronics STM32F405 Datasheet HTML 120Page - STMicroelectronics STM32F405 Datasheet HTML 121Page - STMicroelectronics STM32F405 Datasheet HTML 122Page - STMicroelectronics STM32F405 Datasheet HTML 123Page - STMicroelectronics STM32F405 Datasheet HTML 124Page - STMicroelectronics STM32F405 Datasheet HTML 125Page - STMicroelectronics STM32F405 Datasheet HTML 126Page - STMicroelectronics STM32F405 Datasheet HTML 127Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 204 page
background image
DS8626 Rev 9
123/203
STM32F405xx, STM32F407xx
Electrical characteristics
tw(SCKH)
SCK high and low time
Master mode, SPI presc = 2,
2.7V < VDD < 3.6V
TPCLK-0.5 TPCLK TPCLK+0.5
ns
tw(SCKL)
Master mode, SPI presc = 2,
1.7V < VDD < 3.6V
TPCLK-2 TPCLK TPCLK+2
tsu(NSS)
NSS setup time
Slave mode, SPI presc = 2
4 x TPCLK
--
th(NSS)
NSS hold time
Slave mode, SPI presc = 2
2 x TPCLK
tsu(MI)
Data input setup time
Master mode
6.5
-
-
tsu(SI)
Slave mode
2.5
-
-
th(MI)
Data input hold time
Master mode
2.5
-
-
th(SI)
Slave mode
4
-
-
ta(SO)(2)
Data output access time
Slave mode, SPI presc = 2
0
-
4 x TPCLK
tdis(SO)(3)
Data output disable time
Slave mode, SPI1,
2.7V < VDD < 3.6V
0-
7.5
Slave mode, SPI1/2/3
1.7V < VDD < 3.6V
0-
16.5
tv(SO)
th(SO)
Data output valid/hold time
Slave mode (after enable edge),
SPI1, 2.7V < VDD < 3.6V
-11
13
Slave mode (after enable edge),
SPI2/3, 2.7V < VDD < 3.6V
-12
16.5
Slave mode (after enable edge),
SPI1, 1.7V < VDD < 3.6V
-
15.5
19
Slave mode (after enable edge),
SPI2/3, 1.7V < VDD < 3.6V
-18
20.5
tv(MO)
Data output valid time
Master mode (after enable edge),
SPI1, 2.7V < VDD < 3.6V
--
2.5
Master mode (after enable edge),
SPI1/2/3, 1.7V < VDD < 3.6V
--
4.5
th(MO)
Data output hold time
Master mode (after enable edge)
0
-
-
1. Guaranteed by characterization.
2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.
Table 55. SPI dynamic characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com