MPC821 datasheet(206/242 Pages) NXP

206 / 242 page

Support Information

MPC860TFADS Daughter Board Design Specification—Rev 0.1

MOTOROLA

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

VFLS0

I/O

IP_B0/IWP0/VFLS0. PCMCIA slot B Input Port 0 or Instruction

Watchpoint 0 or Visible history Flushes Status 0. For the MPC823

or MPC850 daughter boards, conﬁgured as IP_B0. For all other

daughter boards - conﬁgured as VFLS0. May be conﬁgured to

any alternate function. Indicates in conjunction with VFLS1, the

number of instructions ﬂushed from the core’s history buffer.

Indicates also whether the MPC is in debug mode. If not using the

debug port, may be conﬁgured for alternate function.

GND

SPKROUT

I, X

KR~/IRQ4~/SPKROUT.

Kill

Reservation

input

Interrupt

Request 4 input or PCMCIA Speaker Output. Conﬁgured on the

FADS as SPKROUT. May be conﬁgured to alternate function.

GND

VFLS1

I/O

IP_B1/IWP1/VFLS1. PCMCIA slot B Input Port 1 or Instruction

Watchpoint 1 or Visible history Flushes Status 1. For the MPC823

or MPC850 daughter boards, conﬁgured as IP_B1. For all other

daughter boards - conﬁgured as VFLS0. May be conﬁgured.

Indicates in conjunction with VFLS1, the number of instructions

ﬂushed from the core’s history buffer. Indicates also whether the

MPC is in debug mode. If not using the debug port, may be

conﬁgured for alternate function.

GND

VF1

IP_B5/LWP1/VF1. PCMCIA slot B Input Port 5 or Load/Store

Watch-Point 1 or Visible Instruction Queue Flushes Status 1.

For MPC823 or MPC850 conﬁgured as IP_B5, for all other

daughter boards conﬁgured as VF1. May be conﬁgured to any

alternate function as no use is done with it on the FADS.

GND

AT1

ALE_B/DSCK/AT1. Address Latch Enable for PCMCIA slot B or

Debug Serial Clock or Address Type 1. For MPC823 or MPC850

daughter boards conﬁgured as ALE_B for all other daughter

boards conﬁgured as AT1. Not used on the FADS. May be

conﬁgured to any alternate function.

GND

AT0

IP_B6/DSDI/AT0. Input Port B 6 or Debug Serial Data Input or

Address Type 0. Conﬁgured on the as AT0. May be used for

alternate function.

GND

POE_A~

I, L

In fact OP1 of the PCMCIA I/F. Enables address buffers towards

the PC-Card.

TABLE 5-10. PM2 Interconnect Signals

Pin No.

Signal Name

Attribute

Description

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MPC821 Datasheet(PDF) 206 Page - NXP Semiconductors

MPC821 Datasheet(HTML) 206 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL