Electronic Components Datasheet Search
  English  ▼

X  

MC68340 Datasheet(PDF) 307 Page - Freescale Semiconductor, Inc

Part # MC68340
Description  Integrated Processor with DMA User?셲 Manual
PDF  441 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68340 Datasheet(HTML) 307 Page - Freescale Semiconductor, Inc

Back Button MC68340 Datasheet HTML 303Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 304Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 305Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 306Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 307Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 308Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 309Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 310Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 311Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 307 / 441 page
background image
7- 12
MC68340 USER’S MANUAL
MOTOROLA
C6, C7, C8 ARE LOST
RxD
RECEIVER
ENABLED
RxRDY
(SR0)
FFULL
(SR1)
RxRDYA
OVERRUN
(SR4)
RTS
1
STATUS DATA
STATUS DATA
STATUS DATA
CS
RESET BY COMMAND
OPR(0) = 1
C4
C3
C5
C6
C7
C8
C1
C2
NOTES:
1. Timing shown for MR1(7) = 1
2. Timing shown for OPCR(4) = 1 and MR1(6) = 0
3. R = Read
4. C = Received Character
N
R
R
R
R R
R R
R
C1
C2
C3
C4
C5
LOST
STATUS DATA
Figure 7-6. Receiver Timing Diagram
The receiver detects the beginning of a break in the middle of a character if the break
persists through the next character time. When the break begins in the middle of a
character, the receiver places the damaged character in the receiver first-in-first-out
(FIFO) stack and sets the corresponding error conditions and RxRDY bit in the SR. Then,
if the break persists until the next character time, the receiver places an all-zero character
into the receiver FIFO and sets the corresponding RB and RxRDY bits in the SR.
7.3.2.3 FIFO STACK. The FIFO stack is used in each channel's receiver buffer logic. The
stack consists of three receiver holding registers. The receive buffer consists of the FIFO
and a receiver shift register connected to the RxDx (refer to Figure 7-4). Data is
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com