MC68340 datasheet(188/441 Pages) FREESCALE

188 / 441 page

MOTOROLA

MC68340 USER’S MANUAL

5- 51

tracing. Priority level is then set to the level of the interrupt, and the processor fetches a

vector number from the interrupting device (CPU space $F). The fetch bus cycle is

classified as an interrupt acknowledge, and the encoded level number of the interrupt is

placed on the address bus.

If an interrupting device requests automatic vectoring, the processor generates a vector

number (25 to 31) determined by the interrupt level number.

If the response to the interrupt acknowledge bus cycle is a bus error, the interrupt is taken

to be spurious, and the spurious interrupt vector number (24) is generated.

The exception vector number, PC, and SR are saved on the supervisor stack. The saved

value of the PC is the address of the instruction that would have executed if the interrupt

had not occurred.

Priority level 7 interrupt is a special case. Level 7 interrupts are nonmaskable interrupts

(NMI). Level 7 requests are transition sensitive to eliminate redundant servicing and

resultant stack overflow. Transition sensitive means that the level 7 input must change

state before the CPU will detect an interrupt.

An NMI is generated each time the interrupt request level changes to level 7 (regardless

of priority mask value), and each time the priority mask changes from 7 to a lower number

while the request level remains at 7.

Many M68000 peripherals provide for programmable interrupt vector numbers to be used

in the system interrupt request/acknowledge mechanism. If the vector number is not

initialized after reset and if the peripheral must acknowledge an interrupt request, the

peripheral should return the uninitialized interrupt vector number (15).

See Section 3 Bus Operation for detailed information on interrupt acknowledge cycles.

5.5.2.12 RETURN FROM EXCEPTION. When exception stacking operations for all

pending exceptions are complete, the processor begins execution of the handler for the

last exception processed. After the exception handler has executed, the processor must

restore the system context in existence prior to the exception. The RTE instruction is

designed to accomplish this task.

When RTE is executed, the processor examines the stack frame on top of the supervisor

stack to determine if it is valid and determines what type of context restoration must be

performed. See 5.5.4 CPU32 Stack Frames for a description of stack frames.

For a normal four-word frame, the processor updates the SR and PC with data pulled from

the stack, increments the SSP by 8, and resumes normal instruction execution. For a six-

word frame, the SR and PC are updated from the stack, the active SSP is incremented by

12, and normal instruction execution resumes.

For a bus fault frame, the format value on the stack is first checked for validity. In addition,

the version number on the stack must match the version number of the processor that is

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MC68340 Datasheet(PDF) 188 Page - Freescale Semiconductor, Inc

MC68340 Datasheet(HTML) 188 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL