Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ES9820Q Datasheet(PDF) 116 Page - ESS Technology,Inc

Part # ES9820Q
Description  32-bit High-Performance 2-Channel ADC
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ESS [ESS Technology,Inc]
Direct Link  http://www.esstech.com
Logo ESS - ESS Technology,Inc

ES9820Q Datasheet(HTML) 116 Page - ESS Technology,Inc

Back Button ES9820Q Datasheet HTML 109Page - ESS Technology,Inc ES9820Q Datasheet HTML 110Page - ESS Technology,Inc ES9820Q Datasheet HTML 111Page - ESS Technology,Inc ES9820Q Datasheet HTML 112Page - ESS Technology,Inc ES9820Q Datasheet HTML 113Page - ESS Technology,Inc ES9820Q Datasheet HTML 114Page - ESS Technology,Inc ES9820Q Datasheet HTML 115Page - ESS Technology,Inc ES9820Q Datasheet HTML 116Page - ESS Technology,Inc ES9820Q Datasheet HTML 117Page - ESS Technology,Inc  
Zoom Inzoom in Zoom Outzoom out
 116 / 117 page
background image
CONFIDENTIAL ADVANCE INFORMATION 0.3
ES9820 Product Datasheet
ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM
116
Revision History
Current Version 0.3
Rev.
Date
Notes
0.1.2
November 16, 2020
Initial release
0.2
April 14, 2021
•
Corrected pin 5 naming in QFN pinout DONE
•
Updated Register 63-66
•
Added Note on THD compensation
•
Added Input Impedance and capacitance
•
Updated GPIO Audio Data configurations
•
Updated Performance data
•
Updated Recommended Operating Conditions
•
Added Register 12,13 TDM_LINE_SEL_CHx descriptions
•
Updated Package Drawing, removed ESS symbol
•
Added Clock Distribution section
•
Updated Power Consumption table
•
Added I2S Serial timing table
•
Updated ASP references
•
Corrected Register 228 with clip descriptions to register 229
•
Updated Digital Path diagram to include I2S decoder
•
Added Clip detection section
•
Digital Output & Input Ports
•
Reserved Reg 105[1],122[1]
•
Updated Register 194 descriptions
•
Updated Register 35,36 Register descriptions
•
Added I2S decoder and Programmable delay section
•
Updated Register Overview I2C table
•
Updated Register 73 descriptions
•
Added Register Map
•
Added Power Up/Down Sequences
•
Updated recommended operating conditions
•
Added Pin 41 Package pad description to Pin list
0.2.2
May 10, 2021
•
Updated Register 23 FS_PHASE description. Recommended to set to 7’d10
•
Updated Register 11 [7] TDM_GPIO456
•
Minor correction on first page
0.2.3
June 10, 2021
•
Reserved register 73
0.3
October 13, 2021
•
Added minimum MCLK frequency
•
Updated description for registers 192 & 193
•
Added clock configuration tables
•
Added 2x mode to clock distribution diagram
•
Added reserved register note to top of register listings
•
Added note on connecting package pin to DGND
•
Major overall formatting changes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com