Electronic Components Datasheet Search
  English  ▼

X  

PM7339 Datasheet(PDF) 9 Page - PMC-Sierra, Inc

Part # PM7339
Description  Quad Cell Delineation Block Device
PDF  4 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7339 Datasheet(HTML) 9 Page - PMC-Sierra, Inc

  PM7339 Datasheet HTML 1Page - PMC-Sierra, Inc PM7339 Datasheet HTML 2Page - PMC-Sierra, Inc PM7339 Datasheet HTML 3Page - PMC-Sierra, Inc PM7339 Datasheet HTML 4Page - PMC-Sierra, Inc  
Zoom Inzoom in Zoom Outzoom out
 9 / 4 page
background image
RELEASED
PM7339 S/UNI-CDB
DATASHEET
PMC-2000313
ISSUE 2
SATURN USER NETWORK INTERFACE CELL DELINEATION BLOCK
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 7
• Provides ATM framing using cell delineation. ATM cell delineation may
optionally be disabled to allow passing of all cell bytes regardless of cell
delineation status.
• Provides cell descrambling, header check sequence (HCS) error detection,
idle cell filtering, header descrambling (for use with PPP packets), and
accumulates the number of received idle cells, the number of received cells
written to the FIFO, and the number of HCS errors.
• Provides a four cell FIFO for rate decoupling between the line, and a higher
layer processing entity. FIFO latency may be reduced by changing the
number of operational cell FIFOs.
• Provides programmable pseudo-random test-sequence detection (up to 232-
1 bit length patterns conforming to ITU-T O.151 standards) and analysis
features.
The transmitter section:
• Provides a 50 MHz 8-bit wide or 16-bit wide Utopia FIFO buffer in the transmit
path with parity support and multi-PHY (Level 2) control signals.
• Provides optional ATM cell scrambling, header scrambling (for use with PPP
packets), HCS generation/insertion, programmable idle cell insertion,
diagnostics features and accumulates transmitted cells read from the FIFO.
• Provides a four cell FIFO for rate decoupling between the line and a higher
layer processing entity. FIFO latency may be reduced by changing the
number of operational cell FIFOs.
• Provides an 8 kHz reference input for locking the transmit PLCP frame rate to
an externally applied frame reference.
• Provides programmable pseudo-random test sequence generation (up to
232-1 bit length sequences conforming to ITU-T O.151 standards).
Diagnostic abilities include single bit error insertion or error insertion at bit
error rates ranging from 10-1 to 10-7.
Loopback features:
• Provides for diagnostic loopbacks and line loopbacks.



Html Pages

1 2 3 4


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com