Electronic Components Datasheet Search
  English  ▼

X  

UPSD3422 Datasheet(PDF) 168 Page - STMicroelectronics

Part # UPSD3422
Description  Turbo Plus Series Fast Turbo 8032 MCU with USB and Programmable Logic
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3422 Datasheet(HTML) 168 Page - STMicroelectronics

Back Button UPSD3422 Datasheet HTML 164Page - STMicroelectronics UPSD3422 Datasheet HTML 165Page - STMicroelectronics UPSD3422 Datasheet HTML 166Page - STMicroelectronics UPSD3422 Datasheet HTML 167Page - STMicroelectronics UPSD3422 Datasheet HTML 168Page - STMicroelectronics UPSD3422 Datasheet HTML 169Page - STMicroelectronics UPSD3422 Datasheet HTML 170Page - STMicroelectronics UPSD3422 Datasheet HTML 171Page - STMicroelectronics UPSD3422 Datasheet HTML 172Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 168 / 293 page
background image
USB interface
uPSD34xx
168/293
●
USB FIFO Base Address High and Low Registers (UBASEH and UBASEL)
All 10 Endpoint FIFOs share the same 64-byte address range. The 16-bit base
address for the FIFOs is specified using the USB Base Address registers (see Table 85
and Table 86). The USB Endpoint Select Register (see Table 82 on page 165) selects
the direction and the Endpoint for the FIFO that is accessed when addressing the 64-
bytes of XDATA space starting with the base address specified in the Base Address
Registers. The Base Address is a 64-byte segment where the lower 6 bits of the base
register are hardwired to '0.'
Important note: The USB FIFO Base Address must be set to an open 64-byte segment
in the XDATA space. Care should be taken to ensure that there is no overlap of
addresses between the USB FIFOs and the flash memory, SRAM, csiop registers, and
anything else accessed in the XDATA space. While the logic in the PSD module
handles overlap of flash memory, SRAM, and the csiop registers with a fixed priority
(see Section 28.1: PSD module functional description on page 185), this is not the
case with the USB FIFOs. Unpredictable results as well as potential damage to the
device may occur if there is an overlap of addresses.
Table 85.
USB FIFO base address high register (UBASEH 0F3h, reset value 00h)
Table 86.
USB FIFO base address low register (UBASEL 0F4h, reset value 00h)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
BASEADDR[15:8]
Bit
Symbol
R/W
Definition
7:0
BASEADDR
[15:8]
R/W
The upper 8 bits of the 16-bit base address for USB FIFOs
to be mapped in XDATA space
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
BASEADDR[7:6]
0
0
0000
Bit
Symbol
R/W
Definition
7:6
BASEADDR
[7:6]
R/W
Bits 7 and 6 of the 16-bit base address for the USB FIFOs to
be mapped in XDATA space
5:0
BASEADDR
[5:0]
R
Hardwired '0'



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com