![]() |
Electronic Components Datasheet Search |
|
ST72321BXXX-AUTO Datasheet(PDF) 73 Page - STMicroelectronics |
|
|
ST72321BXXX-AUTO Datasheet(HTML) 73 Page - STMicroelectronics |
73 / 247 page ![]() ST72321Bxxx-Auto Power saving modes 73/247 Figure 28. Halt mode flowchart 1. WDGHALT is an option bit. See Section 21.1.1: Flash configuration for more details. 2. Peripheral clocked with an external clock source can still be active. 3. Only some specific interrupts can exit the MCU from Halt mode (such as external interrupt). Refer to Table 19: Interrupt mapping for more details. 4. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is popped. HALT INSTRUCTION RESET INTERRUPT (3) Y N N Y CPU OSCILLATOR PERIPHERALS (2) I[1:0] BITS OFF OFF 10 OFF FETCH RESET VECTOR OR SERVICE INTERRUPT CPU OSCILLATOR PERIPHERALS I[1:0] BITS ON OFF XX (4) ON CPU OSCILLATOR PERIPHERALS I[1:0] BITS ON ON XX (4) ON 256 OR 4096 CPU CLOCK DELAY WATCHDOG ENABLE DISABLE WDGHALT (1) 0 WATCHDOG RESET 1 (MCCSR.OIE = 0) CYCLE |
Similar Part No. - ST72321BXXX-AUTO |
|
Similar Description - ST72321BXXX-AUTO |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |