Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

HD6432351 Datasheet(PDF) 205 Page - Renesas Technology Corp

Part # HD6432351
Description  16-Bit Single-Chip Microcomputer
PDF  1025 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432351 Datasheet(HTML) 205 Page - Renesas Technology Corp

Back Button HD6432351 Datasheet HTML 201Page - Renesas Technology Corp HD6432351 Datasheet HTML 202Page - Renesas Technology Corp HD6432351 Datasheet HTML 203Page - Renesas Technology Corp HD6432351 Datasheet HTML 204Page - Renesas Technology Corp HD6432351 Datasheet HTML 205Page - Renesas Technology Corp HD6432351 Datasheet HTML 206Page - Renesas Technology Corp HD6432351 Datasheet HTML 207Page - Renesas Technology Corp HD6432351 Datasheet HTML 208Page - Renesas Technology Corp HD6432351 Datasheet HTML 209Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 205 / 1025 page
background image
Section 6 Bus Controller
Rev. 3.00 Sep 15, 2006 page 171 of 988
REJ09B0330-0300
(2) RAS Down Mode and RAS Up Mode
Even when burst operation is selected, it may happen that access to DRAM space is not
continuous, but is interrupted by access to another space. In this case, if the
RAS signal is held low
during the access to the other space, burst operation can be resumed when the same row address in
DRAM space is accessed again.
RAS down mode: To select RAS down mode, set the RCDM bit in MCR to 1. If access to
DRAM space is interrupted and another space is accessed, the
RAS signal is held low during the
access to the other space, and burst access is performed if the row address of the next DRAM
space access is the same as the row address of the previous DRAM space access. Figure 6.21
shows an example of the timing in RAS down mode.
Note, however, that the
RAS signal will go high if a refresh operation interrupts RAS down mode.
External space
access
Tp
A23 to A0
φ
CSn (RAS)
CAS, LCAS
D15 to D0
Tr
Tc1
Tc2
T1
T2
DRAM access
DRAM access
Tc1
Tc2
Note: n = 2 to 5
Figure 6.21 Example of Operation Timing in RAS Down Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com