Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

HD6432142 Datasheet(PDF) 672 Page - Renesas Technology Corp

Part # HD6432142
Description  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1177 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432142 Datasheet(HTML) 672 Page - Renesas Technology Corp

Back Button HD6432142 Datasheet HTML 668Page - Renesas Technology Corp HD6432142 Datasheet HTML 669Page - Renesas Technology Corp HD6432142 Datasheet HTML 670Page - Renesas Technology Corp HD6432142 Datasheet HTML 671Page - Renesas Technology Corp HD6432142 Datasheet HTML 672Page - Renesas Technology Corp HD6432142 Datasheet HTML 673Page - Renesas Technology Corp HD6432142 Datasheet HTML 674Page - Renesas Technology Corp HD6432142 Datasheet HTML 675Page - Renesas Technology Corp HD6432142 Datasheet HTML 676Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 672 / 1177 page
background image
Section 20 A/D Converter
Rev. 4.00 Sep 27, 2006 page 628 of 1130
REJ09B0327-0400
20.4.3
Input Sampling and A/D Conversion Time
The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog
input at a time t
D after the ADST bit is set to 1, then starts conversion. Figure 20.5 shows the A/D
conversion timing. Table 20.4 indicates the A/D conversion time.
As indicated in figure 20.5, the A/D conversion time includes t
D and the input sampling time. The
length of t
D varies depending on the timing of the write access to ADCSR. The total conversion
time therefore varies within the ranges indicated in table 20.4.
In scan mode, the values given in table 20.4 apply to the first conversion time. In the second and
subsequent conversions the conversion time is fixed at 256 states when CKS = 0 or 128 states
when CKS = 1.
(1)
(2)
tD
tSPL
tCONV
Address
φ
Write signal
Input sampling
timing
ADF
Legend:
(1)
: ADCSR write cycle
(2)
: ADCSR address
tD
: A/D conversion start delay time
tSPL
: Input sampling time
tCONV : A/D conversion time
Figure 20.5 A/D Conversion Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com