HD6432142 datasheet(829/1177 Pages) RENESAS

829 / 1177 page

Section 26 Electrical Characteristics

Rev. 4.00 Sep 27, 2006 page 785 of 1130

REJ09B0327-0400

(1) Clock Timing

Table 26.6 shows the clock timing. The clock timing specified here covers clock (

φ) output and

clock pulse generator (crystal) and external clock input (EXTAL pin) oscillation settling times.

For details of external clock input (EXTAL pin and EXCL pin) timing, see section 24, Clock

Pulse Generator.

Table 26.6

Clock Timing

Condition A: V

CC = 5.0 V ±10%, VCCB = 5.0 V ±10%, VSS = 0 V, φ = 2 MHz to maximum

operating frequency, T

a = –20 to +75°C (regular specifications),

a = –40 to +85°C (wide-range specifications)

Condition B: V

CC = 4.0 V to 5.5 V,

CCB = 4.0 V to 5.5 V, VSS = 0 V, φ = 2 MHz to maximum

operating frequency, T

a = –20 to +75°C (regular specifications),

a = –40 to +85°C (wide-range specifications)

Condition C: V

CC = 3.0 V to 5.5 V,

CCB = 3.0 V to 5.5 V, VSS = 0 V, φ = 2 MHz to maximum

operating frequency, T

a = –20 to +75°C

Condition A

Condition B

Condition C

20 MHz

16 MHz

10 MHz

Item

Symbol

Min

Max

Min

Max

Min

Max

Unit

Test

Conditions

Clock cycle time

cyc

500

62.5

500

100

500

Figure 26.5

Clock high pulse

width

—

Figure 26.5

Clock low pulse

width

—

Clock rise time

—

Clock fall time

—

Oscillation settling

time at reset

(crystal)

OSC1

—

Figure 26.6

Figure 26.7

Oscillation settling

time in software

standby (crystal)

OSC2

—

External clock

output stabilization

delay time

DEXT

500

—

500

—

500

—

µs

HD6432142 Datasheet(PDF) 829 Page - Renesas Technology Corp

HD6432142 Datasheet(HTML) 829 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL