| Electronic Components Datasheet Search |
|
HD6432142 Datasheet(PDF) 1156 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6432142 Datasheet(HTML) 1156 Page - Renesas Technology Corp |
|
1156 / 1177 page ![]() Appendix C I/O Port Block Diagrams Rev. 4.00 Sep 27, 2006 page 1112 of 1130 REJ09B0327-0400 D R QD P86DR C Reset R Q P86DDR C Reset WP8D *1 Hardware standby *2 WP8 SCI1 Input enable Clock output SCL1 output SCL1 input IRQ5 input IRQ5 enable Transmit enable Output enable Clock input IIC1 P86 RP8 WP8D: Write to P8DDR WP8: Write to port 8 RP8: Read port 8 Notes: 1. Output enable signal 2. Open drain control signal Legend: Figure C.28 Port 8 Block Diagram (Pin P86) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |