HD6433636SW datasheet(238/418 Pages) RENESAS

238 / 418 page

224

Pin Configuration: Table 10.4 shows the SCI3 pin configuration.

Table 10.4

Pin Configuration

Name

Abbrev.

I/O

Function

SCI3 clock

SCK

I/O

SCI3 clock input/output

SCI3 receive data input

RXD

Input

SCI3 receive data input

SCI3 transmit data output

TXD

Output

SCI3 transmit data output

Table 10.5

SCI3 Registers

Name

Abbrev.

R/W

Initial Value

Address

Serial mode register

SMR

R/W

H'00

H'FFA8

Bit rate register

BRR

R/W

H'FF

H'FFA9

Serial control register 3

SCR3

R/W

H'00

H'FFAA

Transmit data register

TDR

R/W

H'FF

H'FFAB

Serial status register

SSR

R/W

H'84

H'FFAC

Receive data register

RDR

H'00

H'FFAD

Transmit shift register

TSR

Not possible

—

Receive shift register

RSR

Not possible

—

Bit rate counter

BRC

Not possible

—

10.3.2

Receive Shift Register (RSR)

—

Bit

Read/Write

The receive shift register (RSR) is for receiving serial data.

Serial data is input in LSB-first order into RSR from pin RXD, converting it to parallel data. After

each byte of data has been received, the byte is automatically transferred to the receive data

RSR cannot be read or written directly by the CPU.

HD6433636SW Datasheet(PDF) 238 Page - Renesas Technology Corp

HD6433636SW Datasheet(HTML) 238 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL