ATmega328P datasheet(269/345 Pages) ATMEL

269 / 345 page

269

7810A–AVR–11/09

ATmega328P [Preliminary]

25.3

25.3.1

SPMCSR – Store Program Memory Control and Status Register

The Store Program Memory Control and Status Register contains the control bits needed to con-

trol the Program memory operations.

• Bit 7 – SPMIE: SPM Interrupt Enable

When the SPMIE bit is written to one, and the I-bit in the Status Register is set (one), the SPM

ready interrupt will be enabled. The SPM ready Interrupt will be executed as long as the SELF-

PRGEN bit in the SPMCSR Register is cleared. The interrupt will not be generated during

EEPROM write or SPM.

• Bit 6 – RWWSB: Read-While-Write Section Busy

This bit is for compatibility with devices supporting Read-While-Write. It will always read as zero

in ATmega328P.

• Bit 5 – Res: Reserved Bit

This bit is a reserved bit in the ATmega328P and will always read as zero.

• Bit 4 – RWWSRE: Read-While-Write Section Read Enable

The functionality of this bit in ATmega328P is a subset of the functionality in ATmega88P/168P.

If the RWWSRE bit is written while filling the temporary page buffer, the temporary page buffer

will be cleared and the data will be lost.

• Bit 3 – BLBSET: Boot Lock Bit Set

The functionality of this bit in ATmega328P is a subset of the functionality in ATmega88P/168P.

An LPM instruction within three cycles after BLBSET and SELFPRGEN are set in the SPMCSR

destination register. See “Reading the Fuse and Lock Bits from Software” on page 265 for

details.

• Bit 2 – PGWRT: Page Write

If this bit is written to one at the same time as SELFPRGEN, the next SPM instruction within four

clock cycles executes Page Write, with the data stored in the temporary buffer. The page

address is taken from the high part of the Z-pointer. The data in R1 and R0 are ignored. The

PGWRT bit will auto-clear upon completion of a Page Write, or if no SPM instruction is executed

within four clock cycles. The CPU is halted during the entire Page Write operation.

• Bit 1 – PGERS: Page Erase

If this bit is written to one at the same time as SELFPRGEN, the next SPM instruction within four

clock cycles executes Page Erase. The page address is taken from the high part of the

Z-pointer. The data in R1 and R0 are ignored. The PGERS bit will auto-clear upon completion of

a Page Erase, or if no SPM instruction is executed within four clock cycles. The CPU is halted

during the entire Page Write operation.

Bit

0x37 (0x57)

SPMIE

RWWSB

–

RWWSRE

BLBSET

PGWRT

PGERS

SELFPRGEN

SPMCSR

Read/Write

R/W

Initial Value

ATmega328P Datasheet(PDF) 269 Page - ATMEL Corporation

ATmega328P Datasheet(HTML) 269 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL