![]() |
Electronic Components Datasheet Search |
|
ST72F262G2B5 Datasheet(PDF) 95 Page - STMicroelectronics |
|
|
ST72F262G2B5 Datasheet(HTML) 95 Page - STMicroelectronics |
95 / 172 page ![]() ST72260Gx, ST72262Gx, ST72264Gx 95/172 SERIAL COMMUNICATIONS INTERFACE (Cont’d) 11.5.4.9 Clock Deviation Causes The causes which contribute to the total deviation are: –DTRA: Deviation due to transmitter error (Local oscillator error of the transmitter or the trans- mitter is transmitting at a different baud rate). –DQUANT: Error due to the baud rate quantisa- tion of the receiver. –DREC: Deviation of the local oscillator of the receiver: This deviation can occur during the reception of one complete SCI message as- suming that the deviation has been compen- sated at the beginning of the message. –DTCL: Deviation due to the transmission line (generally due to the transceivers) All the deviations of the system should be added and compared to the SCI clock tolerance: DTRA + DQUANT + DREC + DTCL < 3.75% 11.5.4.10 Noise Error Causes See also description of Noise error in Section 11.5.4.3. Start bit The noise flag (NF) is set during start bit reception if one of the following conditions occurs: 1. A valid falling edge is not detected. A falling edge is considered to be valid if the 3 consecu- tive samples before the falling edge occurs are detected as '1' and, after the falling edge occurs, during the sampling of the 16 samples, if one of the samples numbered 3, 5 or 7 is detected as a “1”. 2. During sampling of the 16 samples, if one of the samples numbered 8, 9 or 10 is detected as a “1”. Therefore, a valid Start Bit must satisfy both the above conditions to prevent the Noise Flag getting set. Data Bits The noise flag (NF) is set during normal data bit re- ception if the following condition occurs: – During the sampling of 16 samples, if all three samples numbered 8, 9 and10 are not the same. The majority of the 8th, 9th and 10th samples is considered as the bit value. Therefore, a valid Data Bit must have samples 8, 9 and 10 at the same value to prevent the Noise Flag getting set. Figure 56. Bit Sampling in Reception Mode RDI LINE Sample clock 12345678910 11 12 13 14 15 16 sampled values One bit time 6/16 7/16 7/16 |
Similar Part No. - ST72F262G2B5 |
|
Similar Description - ST72F262G2B5 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |