Electronic Components Datasheet Search
  English  ▼

X  

AM3703CUS Datasheet(PDF) 222 Page - Texas Instruments

Click here to check the latest version.
Part # AM3703CUS
Description  Sitara ARM Microprocessors
PDF  280 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM3703CUS Datasheet(HTML) 222 Page - Texas Instruments

Back Button AM3703CUS Datasheet HTML 218Page - Texas Instruments AM3703CUS Datasheet HTML 219Page - Texas Instruments AM3703CUS Datasheet HTML 220Page - Texas Instruments AM3703CUS Datasheet HTML 221Page - Texas Instruments AM3703CUS Datasheet HTML 222Page - Texas Instruments AM3703CUS Datasheet HTML 223Page - Texas Instruments AM3703CUS Datasheet HTML 224Page - Texas Instruments AM3703CUS Datasheet HTML 225Page - Texas Instruments AM3703CUS Datasheet HTML 226Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 222 / 280 page
background image
AM3715, AM3703
SPRS616F
– JUNE 2010 – REVISED AUGUST 2011
www.ti.com
Table 6-72. McBSP3 (Set #3) Timing Requirements
—T Multipoint Mode(4) (continued)
NO.
PARAMETER
OPP100
OPP50
UNIT
MIN
MAX
MIN
MAX
tw(clkxH)
Pulse duration, input clock mcbsp3_clkx high
0.5P(1)
0.5P(1)
ns
tw(clkxL)
Pulse duration, input clock mcbsp3_clkx low
0.5P(1)
0.5P(1)
ns
tdc(clkx)
Duty cycle error, input clock mcbsp3_clkx
–8.14
8.14
–8.14
8.14
ns
B3(3)
tsu(drV-clkxAE)
Setup time, input data mcbsp3_dr valid before input
9
9
ns
clock mcbsp3_clkx active edge
B4(3)
th(clkxAE-drV)
Hold time, input data mcbsp3_dr valid after input clock
2.4
2.4
ns
mcbsp3_clkx active edge
B5(3)
tsu(fsxV-clkxAE)
Setup time, input frame synchronization mcbsp3_fsx
9
9
ns
valid before input clock mcbsp3_clkx active edge
B6(3)
th(clkxAE-fsxV)
Hold time, input frame synchronization mcbsp3_fsx
2.4
2.4
ns
valid after input clock mcbsp3_clkx active edge
(1) P = input clock mcbsp3_clkx period in ns
(2) For McBSP3, these timings concern only Set #3 (multiplexing mode in McBSP1 pins).
(3) See Section 6.6.1.1 for corresponding figures.
(4) See Section 4.3.4, Processor Clocks.
Table 6-73. McBSP3 (Set #3) Switching Characteristics
—T Multipoint Mode(1)
NO.
PARAMETER
OPP100
OPP50
UNIT
MIN
MAX
MIN
MAX
B8(2)
td(clkxAE-dxV)
Delay time, mcbsp3_clkx active edge to output data
0.6
15.89
0.6
28.68
ns
mcbsp3_dx valid
(1) For McBSP3, these timings concern only Set #3 (multiplexing mode in McBSP1 pins).
(2) See Section 6.6.1.1 for corresponding figures.
222
Timing Requirements and Switching Characteristics
Copyright
© 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): AM3715 AM3703



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com