Electronic Components Datasheet Search
  English  ▼

X  

STM32L476RG Datasheet(PDF) 176 Page - STMicroelectronics

Part # STM32L476RG
Description  Ultra-low-power ARM® Cortex®-M4 32-bit MCUFPU, 100DMIPS, up to 1MB Flash, 128 KB SRAM, USB OTG FS, LCD, analog, audio
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L476RG Datasheet(HTML) 176 Page - STMicroelectronics

Back Button STM32L476RG Datasheet HTML 172Page - STMicroelectronics STM32L476RG Datasheet HTML 173Page - STMicroelectronics STM32L476RG Datasheet HTML 174Page - STMicroelectronics STM32L476RG Datasheet HTML 175Page - STMicroelectronics STM32L476RG Datasheet HTML 176Page - STMicroelectronics STM32L476RG Datasheet HTML 177Page - STMicroelectronics STM32L476RG Datasheet HTML 178Page - STMicroelectronics STM32L476RG Datasheet HTML 179Page - STMicroelectronics STM32L476RG Datasheet HTML 180Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 176 / 232 page
background image
Electrical characteristics
STM32L476xx
176/232
DocID025976 Rev 4
6.3.25
DFSDM characteristics
Unless otherwise specified, the parameters given in Table 78 for DFSDM are derived from
tests performed under the ambient temperature, fAPB2 frequency and VDD supply voltage
conditions summarized in Table 22: General operating conditions.
•
Output speed is set to OSPEEDRy[1:0] = 10
•
Capacitive load C = 30 pF
•
Measurement points are done at CMOS levels: 0.5 ₓ VDD
Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate
function characteristics (DFSDM_CKINy, DFSDM_DATINy, DFSDM_CKOUT for DFSDM).
Table 78. DFSDM characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fDFSDMCLK DFSDM clock
-
-
-
fSYSCLK
MHz
fCKIN
(1/TCKIN)
Input clock
frequency
SPI mode (SITP[1:0] = 01)
-
-
20
(fDFSDMCLK/4)
fCKOUT
Output clock
frequency
--
-
20
MHz
DuCyCKOUT
Output clock
frequency
duty cycle
-45
50
55
%
twh(CKIN)
twl(CKIN)
Input clock
high and low
time
SPI mode (SITP[1:0] = 01),
External clock mode
(SPICKSEL[1:0] = 0)
TCKIN/2-0.5 TCKIN/2
-
ns
tsu
Data input
setup time
SPI mode (SITP[1:0]=01),
External clock mode
(SPICKSEL[1:0] = 0)
0-
-
th
Data input
hold time
SPI mode (SITP[1:0]=01),
External clock mode
(SPICKSEL[1:0] = 0)
2-
-
TManchester
Manchester
data period
(recovered
clock period)
Manchester mode (SITP[1:0]
= 10 or 11),
Internal clock mode
(SPICKSEL[1:0]
≠ 0)
(CKOUT
DIV+1)
ₓ
TDFSDMCLK
-
(2
ₓ CKOUTDIV)
ₓ TDFSDMCLK
1. Data based on characterization results, not tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com