Electronic Components Datasheet Search
  English  ▼

X  

STM32L476RG Datasheet(PDF) 191 Page - STMicroelectronics

Part # STM32L476RG
Description  Ultra-low-power ARM® Cortex®-M4 32-bit MCUFPU, 100DMIPS, up to 1MB Flash, 128 KB SRAM, USB OTG FS, LCD, analog, audio
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L476RG Datasheet(HTML) 191 Page - STMicroelectronics

Back Button STM32L476RG Datasheet HTML 187Page - STMicroelectronics STM32L476RG Datasheet HTML 188Page - STMicroelectronics STM32L476RG Datasheet HTML 189Page - STMicroelectronics STM32L476RG Datasheet HTML 190Page - STMicroelectronics STM32L476RG Datasheet HTML 191Page - STMicroelectronics STM32L476RG Datasheet HTML 192Page - STMicroelectronics STM32L476RG Datasheet HTML 193Page - STMicroelectronics STM32L476RG Datasheet HTML 194Page - STMicroelectronics STM32L476RG Datasheet HTML 195Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 191 / 232 page
background image
DocID025976 Rev 4
191/232
STM32L476xx
Electrical characteristics
207
6.3.28
FSMC characteristics
Unless otherwise specified, the parameters given in Table 90 to Table 103 for the FMC
interface are derived from tests performed under the ambient temperature, fHCLK frequency
and VDD supply voltage conditions summarized in Table 22, with the following configuration:
•
Output speed is set to OSPEEDRy[1:0] = 11
•
Capacitive load C = 30 pF
•
Measurement points are done at CMOS levels: 0.5VDD
Refer to Section 6.3.14: I/O port characteristics for more details on the input/output
characteristics.
Asynchronous waveforms and timings
Figure 37 through Figure 40 represent asynchronous waveforms and Table 90 through
Table 97 provide the corresponding timings. The results shown in these tables are obtained
with the following FMC configuration:
•
AddressSetupTime = 0x1
•
AddressHoldTime = 0x1
•
DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
•
BusTurnAroundDuration = 0x0
In all timing tables, the THCLK is the HCLK clock period.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com