| Electronic Components Datasheet Search |
|
ST7LITE49K2 Datasheet(PDF) 167 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE49K2 Datasheet(HTML) 167 Page - STMicroelectronics |
|
167 / 245 page ![]() ST7LITE49K2 On-chip peripherals 167/245 Bit 2 = CPHA Clock phase. This bit is set and cleared by software. 0: The first clock transition is the first data capture edge. 1: The second clock transition is the first capture edge. The slave must have the same CPOL and CPHA settings as the master. Bits 1:0 = SPR[1:0] Serial clock frequency. These bits are set and cleared by software. Used with the SPR2 bit, they select the baud rate of the SPI serial clock SCK output by the SPI in master mode. These 2 bits have no effect in slave mode. Table 52. SPI Master mode SCK frequency Serial clock SPR2 SPR1 SPR0 fCPU/4 100 fCPU/8 000 fCPU/16 001 fCPU/32 110 fCPU/64 010 fCPU/128 011 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |