Electronic Components Datasheet Search
  English  ▼

X  

ATFI1502AS Datasheet(PDF) 15 Page - ATMEL Corporation

Part # ATFI1502AS
Description  High-performance EEPROM CPLD
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATFI1502AS Datasheet(HTML) 15 Page - ATMEL Corporation

Back Button ATFI1502AS Datasheet HTML 11Page - ATMEL Corporation ATFI1502AS Datasheet HTML 12Page - ATMEL Corporation ATFI1502AS Datasheet HTML 13Page - ATMEL Corporation ATFI1502AS Datasheet HTML 14Page - ATMEL Corporation ATFI1502AS Datasheet HTML 15Page - ATMEL Corporation ATFI1502AS Datasheet HTML 16Page - ATMEL Corporation ATFI1502AS Datasheet HTML 17Page - ATMEL Corporation ATFI1502AS Datasheet HTML 18Page - ATMEL Corporation ATFI1502AS Datasheet HTML 19Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 25 page
background image
15
ATF1502AS(L)
0995J–PLD–09/02
AC Characteristics
(1)
Symbol
Parameter
-7
-10
-15
-25
Units
Min
Max
Min
Max
Min
Max
Min
Max
tPD1
Input or Feedback to Non-registered Output
7.5
10
3
15
25
ns
tPD2
I/O Input or Feedback to Non-registered
Feedback
79
3
12
25
ns
t
SU
Global Clock Setup Time
6
7
11
20
ns
t
H
Global Clock Hold Time
0
0
0
0
ns
t
FSU
Global Clock Setup Time of Fast Input
3
3
3
5
ns
tFH
Global Clock Hold Time of Fast Input
0.5
0.5
1
2
MHz
tCOP
Global Clock to Output Delay
4.5
5
8
13
ns
tCH
Global Clock High Time
3
4
5
7
ns
t
CL
Global Clock Low Time
3
4
5
7
ns
t
ASU
Array Clock Setup Time
3
3
4
5
ns
t
AH
Array Clock Hold Time
2
3
4
6
ns
tACOP
Array Clock Output Delay
7.5
10
15
25
ns
tACH
Array Clock High Time
3
4
6
10
ns
tACL
Array Clock Low Time
3
4
6
10
ns
t
CNT
Minimum Clock Global Period
8
10
13
22
ns
f
CNT
Maximum Internal Global Clock Frequency
125
100
76.9
50
MHz
t
ACNT
Minimum Array Clock Period
8
10
13
22
ns
fACNT
Maximum Internal Array Clock Frequency
125
100
76.9
50
MHz
fMAX
Maximum Clock Frequency
166.7
125
100
60
MHz
tIN
Input Pad and Buffer Delay
0.5
0.5
2
2
ns
tIO
I/O Input Pad and Buffer Delay
0.5
0.5
2
2
ns
t
FIN
Fast Input Delay
1
1
2
2
ns
t
SEXP
Foldback Term Delay
4
5
8
12
ns
tPEXP
Cascade Logic Delay
0.8
0.8
1
2
ns
tLAD
Logic Array Delay
3
5
6
8
ns
tLAC
Logic Control Delay
3
5
6
8
ns
tIOE
Internal Output Enable Delay
2
2
3
4
ns
t
OD1
Output Buffer and Pad Delay
(Slow slew rate = OFF;
VCC =5V; CL =35pF)
21.5
4
6
ns
tZX1
Output Buffer Enable Delay
(Slow slew rate = OFF;
VCCIO =5.0V; CL =35pF)
4.0
5.0
7
10
ns
t
ZX2
Output Buffer Enable Delay
(Slow slew rate = OFF;
VCCIO =3.3V; CL =35pF)
4.5
5.5
7
10
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com