 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ATPL230A Datasheet(PDF) 114 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATPL230A Datasheet(HTML) 114 Page - ATMEL Corporation |
|
|
114 / 122 page  ATPL230A [DATASHEET] Atmel-43053J-ATPL230A-Datasheet_22-Sep-16 114 10.7 Power On Considerations During power-on, PLL INIT pin should be tied to ground during 4 μs at least, in order to ensure proper system start up. After releasing PLL INIT, the system will start no later than 612 μs. After power-up system can be restarted by means of low active pulse (min 1.65 μs) in ARST or SRST. System full operation starts after 410 μs (ARST pulse) or after 0.9 μs (SRST pulse). In case of simultaneous tie down of more than one initialization pin the longest time for operation must be respected. Figure 10-6. PLL INIT initialization diagram FULL OPERATION PLL INIT ARST SRST > 4us > 612us > 410us > 0.9us > 1.65us* > 1.65us* SYSTEM (*) 1.65us = 33*tclk |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
