SiC463 datasheet(2/29 Pages) VISHAY

2 / 29 page

SiC461, SiC462, SiC463, SiC464

www.vishay.com

Vishay Siliconix

S18-0393-Rev. K, 16-Apr-18

Document Number: 65124

For technical questions, contact: powerictechsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

PIN CONFIGURATION

Fig. 3 - SiC46x Pin Configuration

PIN DESCRIPTION

PIN NUMBER

SYMBOL

DESCRIPTION

1VCIN

Supply voltage for internal regulators VDD and VDRV. This pin should be tied to VIN, but can also be

connected to a lower supply voltage (> 5 V) to reduce losses in the internal linear regulators

2PGOOD

Open-drain power good indicator - high impedance indicates power is good. An external pull-up

resistor is required

3EN

Enable pin. Tie high/low to enable/disable the IC accordingly. This is a high voltage compatible pin,

can be tied to VIN

BOOT

High side driver bootstrap voltage

5, 6

PHASE

Return path of high side gate driver

7, 8, 29

VIN

Power stage input voltage. Drain of high side MOSFET

9, 10, 11, 17, 30

PGND

Power ground

12, 13, 14

Power stage switch node

Low side MOSFET gate signal

VDRV

Supply voltage for internal gate driver. When using the internal LDO as a bias power supply, VDRV is

the LDO output. Connect a 4.7 μF decoupling capacitor to PGND

ULTRASONIC

Float to disable ultrasonic mode, connect to VDD to enable. Depending on the operation mode set by

the mode pin, power save mode or forced continuous mode will be enabled when the ultrasonic

mode is disabled

Set the soft start ramp by connecting a capacitor to AGND. An internal current source will charge the

capacitor

VSNS

Power inductor signal feedback pin for system stability compensation

COMP

Output of the internal error amplifier. The feedback loop compensation network is connected from

this pin to the AGND pin

VFB

Feedback input for switching regulator used to program the output voltage - connect to an external

resistor divider from VOUT to AGND

23, 28

AGND

Analog ground

fSW

Set the on-time by connecting a resistor to AGND

ILIMIT

Set the current limit by connecting a resistor to AGND

VDD

Bias supply for the IC. VDD is an LDO output, connect a 1 μF decoupling capacitor to AGND

MODE

Set various operation modes by connecting a resistor to AGND. See specification table for details

SS 19

ULTRASONIC 1 8

GND 17

DRV 16

GL 1 5

SW 1 4

SW 1 3

SW 1 2

1 V

CIN

2 P

GOOD

3 EN

4 BOOT

5 PHASE

6 PHASE

28 A

GND

30 P

GND

18 ULTRASONIC

17 P

GND

16 V

DRV

15 GL

14 SW

13 SW

12 SW

28 AGND

VIN

29 PGND

CIN

GOOD

BOOT

PHASE

SiC463 Datasheet(PDF) 2 Page - Vishay Siliconix

SiC463 Datasheet(HTML) 2 Page - Vishay Siliconix

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Datasheet Download

Link URL