| Electronic Components Datasheet Search |
|
UT7Q512 Datasheet(PDF) 1 Page - Aeroflex Circuit Technology |
|
|
|||||||||||||||||||||||||||||
UT7Q512 Datasheet(HTML) 1 Page - Aeroflex Circuit Technology |
|
1 / 16 page ![]() FEATURES q 100ns (5 volt supply) maximum address access time q Asynchronous operation for compatibility with industry- standard 512K x 8 SRAMs q TTL compatible inputs and output levels, three-state bidirectional data bus q Typical radiation performance - Total dose: 30krad(Si) - 30krad(Si) to 300krad(Si), depending on orbit, using Aeroflex UTMC patented shielded package - SEL Immune >80 MeV-cm 2 /mg - LETTH(0.25) = 5MeV-cm 2/mg - Saturated Cross Section (cm2) per bit, ~1.0E-7 - 1.5E-8 errors/bit-day, Adams 90% geosynchronous heavy ion q Packaging options: - 32-lead ceramic flatpack (weight 2.5-2.6 grams) q Standard Microcircuit Drawing 5962-99606 - QML T and Q compliant INTRODUCTION The QCOTSTM UT7Q512 Quantified Commercial Off-the- Shelf product is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (E), an active LOW Output Enable (G), and three-state drivers. This device has a power-down feature that reduces power consumption by more than 90% when deselected . Writing to the device is accomplished by taking the Chip Enable One ( E) input LOW and the Write Enable ( W) input LOW. Data on the eight I/O pins (DQ0 through DQ7) is then written into the location specified on the address pins (A0 through A 18). Reading from the device is accomplished by taking Chip Enable One (E) and Output Enable (G) LOW while forcing Write Enable (W) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the eight I/O pins. The eight input/output pins (DQ 0 through DQ 7) are placed in a high impedance state when the device is deselected (E, HIGH), the outputs are disabled (G HIGH), or during a write operation (E LOW and W LOW). Standard Products QCOTS TM UT7Q512 512K x 8 SRAM Data Sheet August, 2002 Figure 1. UT7Q512 SRAM Block Diagram Memory Array 1024 Rows 512x8 Columns Pre-Charge Circuit Clk. Gen. A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 I/O Circuit Column Select Data Control CLK Gen. DQ 0 - DQ 7 W G E |
Similar Part No. - UT7Q512 |
|
Similar Description - UT7Q512 |
|
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |