Electronic Components Datasheet Search
  English  ▼

X  

MA120 Datasheet(PDF) 9 Page - Monolithic Power Systems

Part # MA120
Description  Angular Sensor for Brushless Motor Commutation
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MPS [Monolithic Power Systems]
Direct Link  http://www.monolithicpower.com
Logo MPS - Monolithic Power Systems

MA120 Datasheet(HTML) 9 Page - Monolithic Power Systems

Back Button MA120 Datasheet HTML 5Page - Monolithic Power Systems MA120 Datasheet HTML 6Page - Monolithic Power Systems MA120 Datasheet HTML 7Page - Monolithic Power Systems MA120 Datasheet HTML 8Page - Monolithic Power Systems MA120 Datasheet HTML 9Page - Monolithic Power Systems MA120 Datasheet HTML 10Page - Monolithic Power Systems MA120 Datasheet HTML 11Page - Monolithic Power Systems MA120 Datasheet HTML 12Page - Monolithic Power Systems MA120 Datasheet HTML 13Page - Monolithic Power Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 16 page
background image
MA120 – ANGULAR SENSOR FOR BRUSHLESS MOTOR COMMUTATION
PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE
MA120 Rev. 1.2
www.MonolithicPower.com
9
7/25/2016
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
Preliminary Specifications Subject to Change
© 2016 MPS. All Rights Reserved.
OPERATION
Timing of the Serial Interface
The data link is a 4-wire serial bus complying
with the serial peripheral interface (SPI) usual
convention (see Table 1 and Table 2). The
MagAlpha sensor operates as a slave. During
one transmission, a 16-bit word can be sent to
the sensor MOSI and received from the sensor
MISO simultaneously (see Figure 2).
Table 1: SPI Specification
SCLK idle state
High
SCLK readout edge
Rising
CS idle state
High
Data order
MSB first
Table 2: SPI Standard
CPOL
1
CPHA
1
MODE
3
DORD
0
Figure 2: SPI Timing Diagram
Table 3: SPI Timing
Parameter
Description
Min
Max
Unit
tidle
Time between two subsequent transmissions
50
ns
tcsL
Time between CS falling edge and SCLK falling edge
50
ns
tsclk
SCLK period
40
ns
tsclkL
Low level of SCLK signal
20
ns
tsclkH
High level of SCLK signal
20
ns
tcsH
Time between SCLK rising edge and CS rising edge
25
ns
tMOSI
Data input valid to SCLK reading edge
15
ns
tMISO
SCLK setting edge to data output valid
15
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com