Electronic Components Datasheet Search
  English  ▼

X  

EL4584CS Datasheet(PDF) 4 Page - Renesas Technology Corp

Part # EL4584CS
Description  Horizontal Genlock, 4FSC
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

EL4584CS Datasheet(HTML) 4 Page - Renesas Technology Corp

  EL4584CS Datasheet HTML 1Page - Renesas Technology Corp EL4584CS Datasheet HTML 2Page - Renesas Technology Corp EL4584CS Datasheet HTML 3Page - Renesas Technology Corp EL4584CS Datasheet HTML 4Page - Renesas Technology Corp EL4584CS Datasheet HTML 5Page - Renesas Technology Corp EL4584CS Datasheet HTML 6Page - Renesas Technology Corp EL4584CS Datasheet HTML 7Page - Renesas Technology Corp EL4584CS Datasheet HTML 8Page - Renesas Technology Corp EL4584CS Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 15 page
background image
EL4584
FN7174 Rev 3.00
Page 4 of 15
May 9, 2008
Pin Descriptions
PIN NUMBER
PIN NAME
FUNCTION
1, 2, 16
PROG B,
PROG C, PROG A
Digital inputs to select ÷ N value for internal counter. See Table 2 for values.
3
OSC/VCO OUT
Output of internal inverter/oscillator. Connect to external crystal or LC tank VCO circuit.
4
VDD (A)
Analog positive supply for oscillator, PLL circuits.
5
OSC/VCO IN
Input from external VCO.
6
VSS (A)
Analog ground for oscillator, PLL circuits.
7
CHARGE PUMP
OUT
Connect to loop filter. If the HSYNC phase is leading or HSYNC frequency > CLK ÷ N, current is pumped
into the filter capacitor to increase VCO frequency. If HSYNC phase is lagging or frequency < CLK ÷ N,
current is pumped out of the filter capacitor to decrease VCO frequency. During coast mode or when
locked, charge pump goes to a high impedance state.
8
DIV SELECT
Divide select input. When high, the internal divider is enabled and EXT DIV becomes a test pin, outputting
CLK ÷ N. When low, the internal divider is disabled and EXT DIV is an input from an external ÷ N.
9
COAST
Tri-state logic input. Low (<1/3*VCC) = normal mode, Hi Z (or 1/3 to 2/3*VCC) = fast lock mode,
High (>2/3*VCC) = coast mode.
10
HSYNC IN
Horizontal sync pulse (CMOS level) input.
11
VDD (D)
Positive supply for digital, I/O circuits.
12
LOCK DETECT
Lock Detect output. Low level when PLL is locked. Pulses high when out of lock.
13
EXT DIVIDER
External Divide input when DIV SEL is low, internal ÷N output when DIV SEL is high.
14
VSS (D)
Ground for digital, I/O circuits.
15
CLK OUT
Buffered output of the VCO.
TABLE 2. VCO DIVISORS
PROG A (PIN 16)
PROG B (PIN 1)
PROG C (PIN 2)
DIV VALUE (N)
000
851
001
864
010
944
011
1135
100
682
101
858
110
780
111
910



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com