Electronic Components Datasheet Search
  English  ▼

X  

SLGSSTU32864 Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers

Part # SLGSSTU32864
Description  DDR2 Configurable Registered Buffer
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

SLGSSTU32864 Datasheet(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button SLGSSTU32864 Datasheet HTML 3Page - List of Unclassifed Manufacturers SLGSSTU32864 Datasheet HTML 4Page - List of Unclassifed Manufacturers SLGSSTU32864 Datasheet HTML 5Page - List of Unclassifed Manufacturers SLGSSTU32864 Datasheet HTML 6Page - List of Unclassifed Manufacturers SLGSSTU32864 Datasheet HTML 7Page - List of Unclassifed Manufacturers SLGSSTU32864 Datasheet HTML 8Page - List of Unclassifed Manufacturers SLGSSTU32864 Datasheet HTML 9Page - List of Unclassifed Manufacturers SLGSSTU32864 Datasheet HTML 10Page - List of Unclassifed Manufacturers SLGSSTU32864 Datasheet HTML 11Page - List of Unclassifed Manufacturers  
Zoom Inzoom in Zoom Outzoom out
 7 / 11 page
background image
Silego Technology Inc.
(408) 327-8800
SLGSSTU32864E
7
PRELIMINARY
Data is subject to change.
Mar 5, 2004
SLGSSTU32864 DC Electrical Characteristics
VDD = 1.8 +/-0.1V (unless otherwise stated)
Timing Requirements:
(over operating free-air temperature range, unless otherwise noted)
Input slew rates are 1V/ns + 20%.
Notes: 4. Data and VREF inputs must be held low for a minimum time (tACT max) after RESET driven high
5. Data, VREF, and CLK,CLK inputs must be held at valid logic (high or low) levels for a minimum time
(tINACT max) after RESET driven low
PARAMETER
CONDITIONS
VDD
MIN
TYP
MAX UNITS
VOH
IOH = -100µA
1.7V -1.9V VDD - 0.2
V
IOH = -6mA
1.7V
1.2
VOL
IOL = 100µA
1.7V -1.9V
0.2
IOL = 6mA
1.7V
0.5
II
All Inputs
VI = VDD or GND
IO = 0
1.9V
+5
µA
IDD
Standby (Static) RESET = GND
1.9V
100
µA
Operating
(Static)
VI = VIH(AC) or VIL(AC),
RESET = VDD
40
mA
IDDD
Dynamic
operating
(clock only)
RESET = VDD,
VI = VIH(AC) or VIL(AC),
CLK & CLK switching
50% duty cycle
1.8V
28
µA/
MHz
Dynamic
Operating 1:1
(each data
input)
RESET = VDD,
VI = VIH(AC) or VIL(AC),
CLK & CLK switching
50% duty cycle. One
data input switching at
half clock frequency,
50%duty cycle
18
µA/
clock
MHZ/
data
Dynamic
Operating 1:2
(each data
input)
36
µA/
clock
MHZ/
data
Ci
Data Inputs
VI = VREF + 250 mV
1.8V
2.5
3.8
5
pF
CLK and CLK
VICR=0.9V, VI(PP) = 600mV
4.4
4.8
5.2
RESET
VI = VDD or GND
4.2
4.6
5
PARAMETER
MIN
MAX
UNITS
fclock Clock frequency
300
MHz
tW
Pulse duration. CLK,CLK high or low
1
ns
tACT
Differential active time4
10
ns
tINACT Differential inactive time5
15
ns
tS
Setup time
DCS before CLK
, CLK , CSR high
0.7
ns
DCS before CLK
, CLK , CSR low
0.5
ns
tH
Hold time
CSR, ODT, CKE, and Data before CLK
, CLK
0.5
ns
DCS, CSR, ODT, CKE, Data before CLK
, CLK
0.5
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com