Electronic Components Datasheet Search
  English  ▼

X  

M41ST95YMX6F Datasheet(PDF) 10 Page - STMicroelectronics

Part # M41ST95YMX6F
Description  5.0 or 3.0V, 512 bit (64 bit X 8) Serial RTC (SPI) SRAM and NVRAM Supervisor
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M41ST95YMX6F Datasheet(HTML) 10 Page - STMicroelectronics

Back Button M41ST95YMX6F Datasheet HTML 6Page - STMicroelectronics M41ST95YMX6F Datasheet HTML 7Page - STMicroelectronics M41ST95YMX6F Datasheet HTML 8Page - STMicroelectronics M41ST95YMX6F Datasheet HTML 9Page - STMicroelectronics M41ST95YMX6F Datasheet HTML 10Page - STMicroelectronics M41ST95YMX6F Datasheet HTML 11Page - STMicroelectronics M41ST95YMX6F Datasheet HTML 12Page - STMicroelectronics M41ST95YMX6F Datasheet HTML 13Page - STMicroelectronics M41ST95YMX6F Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 35 page
background image
M41ST95Y*, M41ST95W
10/35
Signal Description
Serial Data Output (SDO). The
output
pin
is
used to transfer data serially out of the Memory.
Data is shifted out on the falling edge of the serial
clock.
Serial Data Input (SDI). The input pin is used to
transfer data serially into the device. Instructions,
addresses, and the data to be written, are each re-
ceived this way. Input is latched on the rising edge
of the serial clock.
Serial Clock (SCL). The serial clock provides the
timing for the serial interface (as shown in Figure
9., page 11 and Figure 10., page 11). The W/R
Bit, addresses, or data are latched, from the input
pin, on the rising edge of the clock input. The out-
put data on the SDO pin changes state after the
falling edge of the clock input.
The M41ST95Y/W can be driven by a microcon-
troller with its SPI peripheral running in either of
the two following modes:
(CPOL, CPHA) = ('0', '0') or
(CPOL, CPHA) = ('1', '1').
For these two modes, input data (SDI) is latched in
by the low-to-high transition of clock SCL, and out-
put data (SDO) is shifted out on the high-to-low
transition of SCL (see Table 2 and Figure 8).
Chip Enable (E). When E is high, the memory
device is deselected, and the SDO output pin is
held in its high impedance state.
After power-on, a high-to-low transition on E is re-
quired prior to the start of any operation.
Table 2. Function Table
Note: 1. SDO remains at High Z until eight bits of data are ready to be shifted out during a READ.
Figure 8. Data and Clock Timing
Mode
E
SCL
SDI
SDO
Disable Reset
H
Input Disabled
Input Disabled
High Z
WRITE
L
Data Bit latch
High Z
READ
L
X
Next data bit shift (1)
AI04630
AI04631
AI06368
SCL
SCL
MSB
LSB
CPHA
SDI
0
1
CPOL
0
1
MSB
LSB
SDO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com