1/8

DATA BRIEF

June 2004

For further information contact your local ST sales office.

ST22N256

Smartcard 32-Bit RISC MCU with 256 Kbytes EEPROM

Javacard™ HW Execution & Cryptographic Library

8

PRODUCT FEATURES

MEMORY ADDRESSING

32-BIT RISC CPU

AND NATIVE

AND SPECIAL REGISTERS

SECURITY

– DES and 3DES instructions

– Fast Multiply and Accumulate instructions for

Public Key and Elliptic Curve Cryptography

– CRC instruction

SENSORS

I

ADVANCED MEMORY PROTECTION

– Memory Protection Unit for application

firewalling and peripheral access control

– Domain switching securely controlled by

protected Context Stack

– Native/Java, Code/Data memory attributes

with 128-byte granularity

– Java stack with both 16 and 32-bit accesses

– User and Supervisor mode stacks

– Security Context stack

Figure 1. Delivery Form

CRYPTOGRAPHIC LIBRARY

– Software Crypto libraries in separate ROM

area for efficient algorithm coding using a set

of advanced functions. RSA, signature/

verification.

– RSA key calculation including Prime number

generation SHA-1

– DES, Triple DES, AES

CRYPTOGRAPHY PERFORMANCE

The following table provides the cryptographic

performances of the ST22N256 based on ST

Crypto Library.

Table 1. Preliminary Cryptographic

Performances

Algorithm

Function

1.

Internal clock at 33 MHz

RSA

1024 bits

Signature with CRT

79.0 ms

2.

CRT: Chinese Reminder Theorem

242.0 ms

Verification (e=0x10001)

3.6 ms

RSA

2048 bits

Signature with CRT

485.0 ms

Signature without CRT

1.7 s

Verification (e=0x10001)

11.0 ms

DES

Triple

18 µs

Single

8 µs

SHA-1

512-bit Block

194 µs

AES-128

Encryption including subkey

computation

85 µs

Micromodule

Wafer