LPC802 datasheet(53/83 Pages) NXP

53 / 83 page

LPC802

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.6 — 27 April 2018

53 of 83

NXP Semiconductors

LPC802

32-bit ARM Cortex-M0+ microcontroller

13.6 SPI interfaces

The actual SPI bit rate depends on the delays introduced by the external trace, the

external device, system clock (CCLK), and capacitive loading. Excluding delays

introduced by external device and PCB, the maximum supported bit rate for SPI master

mode is 15 Mbit/s, and the maximum supported bit rate for SPI slave mode is 1/(2 x 28 ns)

= 17.8 Mbit/s at 3.0v <= VDD <= 3.6v and 1/(2 x 32 ns) = 15.6 Mbit/s at 1.7v <= VDD <=

3.0v.

Remark: SPI functions can be assigned to all digital pins. The characteristics are valid for

all digital pins.

Table 21.

SPI dynamic characteristics

Tamb = 40 C to 105 C; CL = 20 pF; input slew = 1 ns. Simulated parameters sampled at the 30 %

and 70 % level of the rising or falling edge; values guaranteed by design. Delays introduced by the

external trace or external device are not considered.

Symbol

Parameter

Conditions

Min

Max

Unit

SPI master

tDS

data set-up time

1.71 V <= VDD <= 3.6 V

tDH

data hold time

1.71 V <= VDD <= 3.6 V

tv(Q)

data output valid time

1.71 V <= VDD <= 3.6 V

SPI slave

tDS

data set-up time

1.71 V <= VDD <= 3.6 V

tDH

data hold time

1.71 V <= VDD <= 3.6 V

tv(Q)

data output valid time

3.0 V <= VDD <= 3.6 V

1.71 V <= VDD < 3.0 V

LPC802 Datasheet(PDF) 53 Page - NXP Semiconductors

LPC802 Datasheet(HTML) 53 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Download

Link URL