FSUSB31 datasheet(9/16 Pages) ONSEMI

9 / 16 page

www.fairchildsemi.com

FSUSB31 Rev. 1.1.0

Test Diagrams (Continued)

Figure 14. Break-Before-Make (tBBM)

Figure 15. Switch Skew Tests

Figure 16. Bandwidth

tR = tF = 2.5ns (10–90%)

CL*

HSDn

Control

Input

D+, D–

GND

Control

Input

50%

VCC

VOUT

VCC

0.9 x VOUT

*CL includes test fixture and stray capacitance.

tRISE = 500ps

tPLH

tPHL

Input:

Output: D+, D–

HSDn+

HSDn–

tFALL = 500ps

VOH

90%

50%

10%

50%

VOL

400mV

TSK(P) = | tPHL – tPLH |

Pulse Skew, TSK(P)

tRISE = 500ps

tPLH1

tPHL1

Output1:

Input: D+, D–

Output1: D2+, D2–

HSD1+

HSD1–

tFALL = 500ps

VOH

90%

50%

10%

50%

VOL

400mV

TSK(O) = | tPLH1 – tPLH2 | or | tPHL1 – tPHL2 |

Output Skew, TSK(OUT)

tPLH2

tPHL2

VOH

50%

VOL

VIN

FSUSB31

GND

VOE

Network Analyzer

VOUT

GND

RS and RT are functions of the application environment

(see AC Electrical Tables for specific values).

FSUSB31 Datasheet(PDF) 9 Page - ON Semiconductor

FSUSB31 Datasheet(HTML) 9 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Datasheet Download

Link URL