Electronic Components Datasheet Search
  English  ▼

X  

ADS5440IPFPR Datasheet(PDF) 7 Page - Texas Instruments

Part # ADS5440IPFPR
Description  13-BIT 210 MSPS ANALOG-TO-DIGITAL CONVERTER
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS5440IPFPR Datasheet(HTML) 7 Page - Texas Instruments

Back Button ADS5440IPFPR Datasheet HTML 3Page - Texas Instruments ADS5440IPFPR Datasheet HTML 4Page - Texas Instruments ADS5440IPFPR Datasheet HTML 5Page - Texas Instruments ADS5440IPFPR Datasheet HTML 6Page - Texas Instruments ADS5440IPFPR Datasheet HTML 7Page - Texas Instruments ADS5440IPFPR Datasheet HTML 8Page - Texas Instruments ADS5440IPFPR Datasheet HTML 9Page - Texas Instruments ADS5440IPFPR Datasheet HTML 10Page - Texas Instruments ADS5440IPFPR Datasheet HTML 11Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 7 / 11 page
background image
www.ti.com
DEFINITION OF SPECIFICATIONS
SNR + 10log10
P
S
P
N
(1)
ADS5440
SLAS467 – JULY 2005
DEVICE INFORMATION (continued)
TERMINAL FUNCTIONS (continued)
TERMINAL
DESCRIPTION
NAME
NO.
2, 7, 9, 12, 15, 18, 20,
GND
22, 24, 26, 28, 30, 32, Ground
34, 36, 38, 40, 52, 65
VREF
6
Reference voltage
CLK
10
Differential input clock (positive). Conversion initiated on rising edge
CLK
11
Differential input clock (negative)
AIN
16
Differential input signal (positive)
AIN
17
Differential input signal (negative)
Over range indicator LVDS output. A logic high signals an analog input in excess of the
OVR, OVR
42, 41
full-scale range.
D0, D0
50, 49
LVDS digital output pair
D1–D6, D1–D6
53–64
LVDS digital output pairs
D7–D11, D7–D11
67–76
LVDS digital output pairs
D12, D12
78, 77
LVDS digital output pair, most-significant bit (MSB
DRY, DRY
80, 79
Data ready LVDS output pair
NC
4, 5, 29, 33, 43–48
No connect
Analog Bandwidth The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the
low frequency value.
Aperture Delay The delay in time between the rising edge of the input sampling clock and the actual time at which the
sampling occurs.
Aperture Uncertainty (Jitter) The sample-to-sample variation in aperture delay.
Clock Pulse Width/Duty Cycle The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic
high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A
perfect differential sine wave clock results in a 50% duty cycle.
Maximum Conversion Rate The maximum sampling rate at which certified operation is given. All parametric testing is
performed at this sampling rate unless otherwise noted.
Minimum Conversion Rate The minimum sampling rate at which the ADC functions.
Differential Nonlinearity (DNL) An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart.
The DNL is the deviation of any single step from this ideal value, measured in units of LSB.
Integral Nonlinearity (INL) The INL is the deviation of the ADCs transfer function from a best fit line determined by a least
squares curve fit of that transfer function. The INL at each analog input value is the difference between the
actual transfer function and this best fit line, measured in units of LSB.
Gain Error
The gain error is the deviation of the ADCs actual input full-scale range from its ideal value. The gain error is
given as a percentage of the ideal input full-scale range.
Offset Error
Offset error is the deviation of output code from mid-code when both inputs are tied to common-mode.
Temperature Drift Temperature drift (with respect to gain error and offset error) specifies the change from the value at the
nominal temperature to the value at TMIN or TMAX. It is computed as the maximum variation the parameters
over the whole temperature range divided by TMIN– TMAX.
Signal-to-Noise Ratio (SNR) SNR is the ratio of the power of the fundamental (PS) to the noise floor power (PN), excluding
the power at dc and the first five harmonics.
SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the
reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter’s
full-scale range.
7



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com