AD9958BCPZ datasheet(13/44 Pages) AD

13 / 44 page

Data Sheet

AD9958

Rev. C | Page 13 of 44

Figure 16. Residual Phase Noise (SSB) with fOUT = 15.1 MHz, 40.1MHz,

75.1 MHz, 100.3 MHz; fCLK = 500 MHz with REFCLK Multiplier Bypassed

Figure 17. Residual Phase Noise (SSB) with fOUT = 15.1 MHz, 40.1MHz,

75.1 MHz, 100.3 MHz; fCLK = 500 MHz with REFCLK Multiplier = 5×

Figure 18. Residual Phase Noise (SSB) with fOUT = 15.1 MHz, 40.1MHz,

75.1 MHz,100.3 MHz; fCLK = 500 MHz with REFCLK Multiplier = 20×

Figure 19. Channel Isolation at 500 MSPS Operation; Conditions are Channel

of Interest Fixed at 110.3 MHz, the Other Channels Are Frequency Swept

Figure 20. Power Dissipation vs. Reference Clock Frequency vs. Channel(s)

Power On/Off

Figure 21. Averaged Channel SFDR vs. fOUT

–170

–160

–150

–140

–130

–120

–110

–100

100

10k

100k

10M

FREQUENCY OFFSET (Hz)

75.1MHz

100.3MHz

40.1MHz

15.1MHz

–70

–170

10M

FREQUENCY OFFSET (Hz)

–80

–90

–100

–110

–120

–130

–140

–150

–160

100

10k

100k

100.3MHz

75.1MHz

15.1MHz

40.1MHz

–70

–170

10M

FREQUENCY OFFSET (Hz)

–80

–90

–100

–110

–120

–130

–140

–150

–160

100

10k

100k

100.3MHz

75.1MHz

15.1MHz

40.1MHz

–60

–85

25.3

200.3

–65

–70

–75

–80

50.3

75.3

100.3

125.3

150.3

175.3

SEPARATED DAC POWER PLANES

SINGLE DAC POWER PLANE

FREQUENCY OF COUPLING SPUR (MHz)

600

500

REFERENCE CLOCK FREQUENCY (MHz)

500

400

300

200

100

450

400

350

300

250

200

150

100

2 CHANNELS ON

1 CHANNEL ON

–45

–75

1.1

fOUT (MHz)

–50

–55

–60

–65

–70

15.1

40.1

75.1

100.3

200.3

SFDR AVERAGED

AD9958BCPZ Datasheet(PDF) 13 Page - Analog Devices

AD9958BCPZ Datasheet(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datasheet Download

Link URL