S71PL129JC0 datasheet(127/149 Pages) SPANSION

127 / 149 page

June 25, 2004 pSRAM_Type02_15A1

Type 2 pSRAM

127

Advance

Informatio n

Notes:

1. 16Mb: A2 ~ A19, 32Mb: A2 ~ A20, 64Mb: A2 ~ A21, 128Mb: A2 ~ A22.

tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to

output voltage levels.

At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device

to device interconnection.

tOE(max) is met only when OE# becomes enabled after tAA(max).

If invalid address signals shorter than min. tRC are continuously repeated for over 4µs, the device needs a normal read

timing (tRC) or needs to sustain standby state for min. tRC at least once in every 4µs.

Write Timings

Figure 48. Timing Waveform of Page Cycle (Page Mode Only)

Figure 49. Write Cycle #1 (WE# Controlled)

Data

Valid

Data

Valid

Data

Valid

Data

Valid

Address

Valid

Address

Valid

Address

Valid

Address

Valid

Address

tPC

tPA

High Z

A1~A0

DQ15~DQ0

OE#

tOHZ

tOE

tCO

tAA

CS1#

CS2

Address1)

Address

CS1#

Data Undefined

UB#, LB#

WE#

Data in

Data out

tWC

tCW

tWR

tAW

tBW

tWP

tAS

tDH

tDW

tWHZ

tOW

High-Z

Data Valid

CS2

S71PL129JC0 Datasheet(PDF) 127 Page - SPANSION

S71PL129JC0 Datasheet(HTML) 127 Page - SPANSION

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL