| Electronic Components Datasheet Search |
|
74FCT16543CTPVG8 Datasheet(PDF) 1 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
74FCT16543CTPVG8 Datasheet(HTML) 1 Page - Integrated Device Technology |
|
1 / 7 page ![]() 1 IDT74FCT16543AT/CT FASTCMOS16-BITLATCHEDTRANSCEIVER INDUSTRIALTEMPERATURERANGE J U LY 2 0 1 7 I N DU ST RI AL T EM PERAT U RE RAN GE FEATURES: • 0.5 MICRON CMOS Technology • High-speed, low-power CMOS replacement for ABT functions • Typical tSK(o) (Output Skew) < 250ps • Low input and output leakage ≤ ≤ ≤ ≤ ≤1µA (max.) • VCC = 5V ±10% • High drive outputs (–32mA IOH, 64mA IOL) • Power off disable outputs permit “live insertion” • Typical VOLP (Output Ground Bounce) < 1.0V at VCC = 5V, TA = 25°C • Available in SSOP and TSSOP packages FU N CT I ON AL BLOCK DI AGRAM IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. ©2017 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. DSC-5444/6 IDT74FCT16543AT/CT FAST CMOS 16-BIT LATCHED TRANSCEIVER DESCRIPTION: The FCT16543T 16-bit latched transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power devices are organized as two independent 8-bit D-type latched transceivers with separate input and output control to permit independent control of data flow in either direction. For example, the A-to-B Enable (xCEAB) must be low in order to enter data from the A port or to output data from the B port. xLEAB controls the latch function. When xLEAB is low, the latches are transparent. A subsequent low-to-high transition of xLEAB signal puts the A latches in the storage mode. xOEAB performs output enable function on the B port. Data flow from the B port to the A port is similar but requires using xCEBA, xLEBA, and xOEBA inputs. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin. The FCT16543T is ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers. C D 1 B1 1 LEAB 1 CEAB 1 OEAB 1 LEBA 1 CEBA 1 OEBA TO SEVEN OTHER CHANNELS 1 A1 2 B1 2 LEAB 2 CEAB 2 OEAB 2 LEBA 2 CEBA 2 OEBA TO SEVEN OTHER CHANNELS 2 A1 C D C D C D 56 54 55 1 3 2 5 29 31 30 28 26 27 15 52 42 |
Similar Part No. - 74FCT16543CTPVG8 |
|
Similar Description - 74FCT16543CTPVG8 |
|
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |