Electronic Components Datasheet Search
  English  ▼

X  

S93WD663 Datasheet(PDF) 3 Page - Summit Microelectronics, Inc.

Part # S93WD663
Description  Precision Supply-Voltage Monitor and Reset Controller With a Watchdog Timer and 4k-bit Microwire Memory
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SUMMIT [Summit Microelectronics, Inc.]
Direct Link  http://www.summitmicro.com
Logo SUMMIT - Summit Microelectronics, Inc.

S93WD663 Datasheet(HTML) 3 Page - Summit Microelectronics, Inc.

  S93WD663 Datasheet HTML 1Page - Summit Microelectronics, Inc. S93WD663 Datasheet HTML 2Page - Summit Microelectronics, Inc. S93WD663 Datasheet HTML 3Page - Summit Microelectronics, Inc. S93WD663 Datasheet HTML 4Page - Summit Microelectronics, Inc. S93WD663 Datasheet HTML 5Page - Summit Microelectronics, Inc. S93WD663 Datasheet HTML 6Page - Summit Microelectronics, Inc. S93WD663 Datasheet HTML 7Page - Summit Microelectronics, Inc. S93WD663 Datasheet HTML 8Page - Summit Microelectronics, Inc. S93WD663 Datasheet HTML 9Page - Summit Microelectronics, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 14 page
background image
3
S93WD662/S93WD663
2013 2.1 8/2/00
SK
2013 ILL 3 1.0
DI
CS
DO
t DIS
t
PD0,
t
PD1
tCSMIN
tCSS
tDIS
tDIH
tSKHI
t CSH
VALID
VALID
DATA V ALID
t SKLOW
The ready/busy status can be determined after the start
of a write operation by selecting the device (CS high)
and polling the DO pin; DO low indicates that the write
operation is not completed, while DO high indicates that
the device is ready for the next instruction. See the
Applications Aid section for detailed use of the ready
busy status.
The format for all instructions is: one start bit; two op
code bits and either eight (x16) or nine (x8) address or
instruction bits.
Read
Upon receiving a READ command and an address
(clocked into the DI pin), the DO pin of the S93WD662/
WD663 will come out of the high impedance state and,
will first output an initial dummy zero bit, then begin
shifting out the data addressed (MSB first). The output
data bits will toggle on the rising edge of the SK clock and
are
stable
after
the
specified
time
delay
(tPD0 or tPD1).
Write
After receiving a WRITE command, address and the
data, the CS (Chip Select) pin must be deselected for a
minimum of 250ns (tCSMIN). The falling edge of CS will
start automatic erase and write cycle to the memory
location specified in the instruction. The ready/busy
status of the S93WD662/WD663 can be determined by
selecting the device and polling the DO pin.
Erase
Upon receiving an ERASE command and address, the
CS (Chip Select) pin must be deselected for a minimum
of 250ns (tCSMIN). The falling edge of CS will start the
auto erase cycle of the selected memory location. The
ready/busy status of the S93WD662/WD663 can be
Figure 1. Sychronous Data Timing
Figure 2. Read Instruction Timing
SK
2013 ILL4 1.0
CS
DI
DO
tCS
STANDBY
tHZ
HIGH-Z
HIGH-Z
11
0
AN
AN–1
A0
0
DN DN–1
D1
D0
tPD0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com