Electronic Components Datasheet Search
  English  ▼

X  

CS5397 Datasheet(PDF) 33 Page - Cirrus Logic

Part # CS5397
Description  120 dB, 96 kHZ Audio A/D Converter
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5397 Datasheet(HTML) 33 Page - Cirrus Logic

Back Button CS5397 Datasheet HTML 29Page - Cirrus Logic CS5397 Datasheet HTML 30Page - Cirrus Logic CS5397 Datasheet HTML 31Page - Cirrus Logic CS5397 Datasheet HTML 32Page - Cirrus Logic CS5397 Datasheet HTML 33Page - Cirrus Logic CS5397 Datasheet HTML 34Page - Cirrus Logic CS5397 Datasheet HTML 35Page - Cirrus Logic CS5397 Datasheet HTML 36Page - Cirrus Logic CS5397 Datasheet HTML 37Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 40 page
background image
CS5396 CS5397
DS229PP2
33
S/M - Slave or Master Mode, Pin 17.
When high, the device is configured for Slave mode where LRCK and SCLK are inputs. The
device is configured for Master mode where LRCK and SCLK are outputs when S/M is low.
CAL - Calibration, Pin 10.
Activates the calibration of the tri-level delta-sigma modulator.
Digital Pin Definitions for CONTROL-PORT MODE
CDIN - Control Port Data Input, Pin 18.
Control port data input for SPI mode.
Control port data input and output for I2C mode.
CS - Chip Select Input, Pin 19.
Control port chip select for SPI mode. The CS5396/97 monitors the state of CS during power-
up and will configure to an SPI interface if this pin is held low. Conversely, if held high, the
port will configure to a I2C interface.
CCLK - Control Port Clock Input, Pin 17.
Control port clock input pin for both I2C and SPI modes.
CAL - Calibration, Pin 10.
CAL pin is not functional in Control Port Mode and should be connected to ground.
Digital Outputs
DACTL- Digital to Analog Control Output, Pin 9.
Must be connected to ADCTL. This signal enables communication from the digital circuits to
the analog circuits.
SDATA1 - Digital Audio Data Output #1, Pin 16.
Stand-Alone Mode
- The 24-bit audio data is presented MSB first, in 2’s complement format.
Control Port Mode - The 24 audio data bits are presented MSB first, in 2’s complement format.
The audio data can be followed by 8 Peak Signal Level bits which indicate the peak signal
level. The additional audio data options include; 16, 18, or 20-bit data with or without
psychoacoustically optimized dither; or the output of the Low Group Delay filter. The SDATA1
output is completely independent from SDATA2. The mode selection between Stand-Alone and
Control Port mode is determined by the state of the SDATA1 pin during power-up. A 47 k
pull-up resistor on SDATA1 will select the Control Port mode. However, the control port will
not response to CCLK and CDIN until the pull-up on the SDATA1 pin is released.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com