74VHCT138AMTC datasheet(2/11 Pages) ONSEMI

2 / 11 page

May 2007

www.fairchildsemi.com

74VHCT138A Rev. 1.2

74VHCT138A

3-to-8 Decoder/Demultiplexer

Features

■ High Speed: tPD = 7.6ns (Typ.) at VCC = 5V

■ Low power dissipation: ICC = 4µA (Max.) at TA = 25°C

■ Power down protection is provided on all inputs and

outputs

■ Pin and function compatible with 74HCT138

General Description

The VHCT138A is an advanced high speed CMOS

3-to-8 DECODER fabricated with silicon gate CMOS

technology. It achieves the high speed operation similar

to equivalent Bipolar Schottky TTL while maintaining the

CMOS low power dissipation.

When the device is enabled, 3 Binary Select inputs

(A0, A1 and A2) determine which one of the outputs

(O0–O7) will go LOW. When enable input E3 is held

LOW or either E1 or E2 is held HIGH, decoding function

is inhibited and all outputs go HIGH. E3, E1 and E2 inputs

are provided to ease cascade connection and for use as

an address decoder for memory systems. Protection

circuits ensure that 0V to 7V can be applied to the input

pins without regard to the supply voltage and to the out-

put pins with VCC = 0V. These circuits prevent device

destruction due to mismatched supply and input/output

voltages. This device can be used to interface 3V to 5V

systems and two supply systems such as battery

backup.

Ordering Information

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the

ordering number.

Order Number

Package

Number

Package Description

74VHCT138AM

M16A

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

74VHCT138ASJ

M16D

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

74VHCT138AMTC

MTC16

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm

Wide

74VHCT138AMTC Datasheet(PDF) 2 Page - ON Semiconductor

74VHCT138AMTC Datasheet(HTML) 2 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11

Datasheet Download

Link URL