Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ES7210 Datasheet(PDF) 8 Page - Suzhou Everest Semiconductor Co. Ltd.

Part # ES7210
Description  High Performance Four Channels Audio ADC
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EVEREST [Suzhou Everest Semiconductor Co. Ltd.]
Direct Link  http://www.everest-semi.com/en_index.html
Logo EVEREST - Suzhou Everest Semiconductor Co. Ltd.

ES7210 Datasheet(HTML) 8 Page - Suzhou Everest Semiconductor Co. Ltd.

Back Button ES7210 Datasheet HTML 3Page - Suzhou Everest Semiconductor Co. Ltd. ES7210 Datasheet HTML 4Page - Suzhou Everest Semiconductor Co. Ltd. ES7210 Datasheet HTML 5Page - Suzhou Everest Semiconductor Co. Ltd. ES7210 Datasheet HTML 6Page - Suzhou Everest Semiconductor Co. Ltd. ES7210 Datasheet HTML 7Page - Suzhou Everest Semiconductor Co. Ltd. ES7210 Datasheet HTML 8Page - Suzhou Everest Semiconductor Co. Ltd. ES7210 Datasheet HTML 9Page - Suzhou Everest Semiconductor Co. Ltd. ES7210 Datasheet HTML 10Page - Suzhou Everest Semiconductor Co. Ltd. ES7210 Datasheet HTML 11Page - Suzhou Everest Semiconductor Co. Ltd.  
Zoom Inzoom in Zoom Outzoom out
 8 / 11 page
background image
Everest Semiconductor
Confidential
ES7210
Revision 11.1
8
March 2019
Latest datasheet: www.everest-semi.com or info@everest-semi.com
Stopband
0.7917
Fs
Passband Ripple
±0.005
dB
Stopband Attenuation
70
dB
Analog Input
Full Scale Input Level
AVDD/3.3
Vrms
Input Impedance
6
KΩ
DC CHARACTERISTICS
PARAMETER
MIN
TYP
MAX
UNIT
Normal Operation Mode (Fs=16 KHz)
VDDD=1.8V, VDDP=1.8V, VDDA=3.3V
VDDD=1.8V, VDDP=1.8V, VDDA=1.8V
63
24
mW
Power Down Mode
VDDD=1.8V, VDDP=1.8V, VDDA=3.3V
10
uA
Digital Voltage Level
Input High-level Voltage
0.7*VDDP
V
Input Low-level Voltage
0.5
V
Output High-level Voltage
VDDP
V
Output Low-level Voltage
0
V
I2C SWITCHING SPECIFICATIONS
PARAMETER
Symbol
MIN
MAX
UNIT
CCLK Clock Frequency
FCCLK
400
KHz
Bus Free Time Between Transmissions
TTWID
1.3
us
Start Condition Hold Time
TTWSTH
0.6
us
Clock Low time
TTWCL
1.3
us
Clock High Time
TTWCH
0.4
us
Setup Time for Repeated Start Condition
TTWSTS
0.6
us
CDATA Hold Time from CCLK Falling
TTWDH
900
ns
CDATA Setup time to CCLK Rising
TTWDS
100
ns
Rise Time of CCLK
TTWR
300
ns
Fall Time CCLK
TTWF
300
ns
Figure 3 I2C Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com