Electronic Components Datasheet Search
  English  ▼

X  

AT84CS001VTP Datasheet(PDF) 3 Page - ATMEL Corporation

Part # AT84CS001VTP
Description  10-BIT 1:2/4 2.2GHz LVDS DMUX
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT84CS001VTP Datasheet(HTML) 3 Page - ATMEL Corporation

  AT84CS001VTP Datasheet HTML 1Page - ATMEL Corporation AT84CS001VTP Datasheet HTML 2Page - ATMEL Corporation AT84CS001VTP Datasheet HTML 3Page - ATMEL Corporation AT84CS001VTP Datasheet HTML 4Page - ATMEL Corporation AT84CS001VTP Datasheet HTML 5Page - ATMEL Corporation AT84CS001VTP Datasheet HTML 6Page - ATMEL Corporation AT84CS001VTP Datasheet HTML 7Page - ATMEL Corporation AT84CS001VTP Datasheet HTML 8Page - ATMEL Corporation  
Zoom Inzoom in Zoom Outzoom out
 3 / 8 page
background image
3
AT84CS001
5402AS–BDC–11/04
Figure 1. Device Pinout
Table 1. Description of Main Functions
Name
Function
Name
Function
VCCD
Digital 3.3V power supply
D0…D9
In-phase output data port D
V
PLUSD
Output 2.5V power supply
D0N…D9N
Inverted phase output data port D
GND
Ground
DOR/DRDN
DORN/DRD
Additional output bit port D or port D
output clock in staggered mode
CLK, CLKN
Input clock signals
DAO, DAON
Output signals for stand-alone delay cell
I0…I9
In-phase input data (true)
DAI, DAIN
Input signals for stand-alone delay cell
I0N…I9N
Inverted phase input data (false)
DACTRL
Control signal for standalone delay cell
IOR, IORN
Additional input bit
CLKDACTRL
Control signal for clock delay cell
DR/DRN
Output clock signals
DAEN
Enable signal for standalone delay cell
A0…A9
In-phase output data port A
ASYNCRST
Asynchronous reset signal
A0N…A9N
Inverted phase output data port A
SLEEP
Sleep mode selection signal
AOR/DRAN
AORN/DRA
Additional output bit port A or port A
output clock in staggered mode
RS
DMUX ratio selection signal
B0…B9
In-phase output data port B
CLKTYPE
Input clock type selection signal
B0N…B9N
Inverted phase output data port B
DRTYPE
Output clock type selection signal
BOR/DRBN
BORN/DRB
Additional output bit port B or port B
output clock in staggered mode
STAGG
Staggered mode selection for data
outputs
C0…C9
In-phase output data port C
BIST
Built-in self test enable
C0N…C9N
Inverted phase output data port C
DIODE
Diode for die junction temperature
monitoring
COR/DRCN
CORN/DRC
Additional output bit port C or port C
output clock in staggered mode
AT84CS001
20
[I0…I9]
[I0N…I9N]
CLK, CLKN
ASYNCRST
CLKDACTRL
SLEEP
STAGG
CLKTYPE
RS
DAEN
BIST
DRTYPE
DAI, DAIN
2
2
2
[A0…A9]
[A0N…A9N]
20
20
2
2
[B0…B9]
[B0N…B9N]
[C0…C9]
[C0N…C9N]
20
20
[D0…D9]
[D0N…D9N]
BOR, DRBN
BORN/DRB
2
AOR, DRAN
AORN/DRA
2
COR, DRCN
CORN/DRC
2
DOR, DRDN
DORN/DRD
DAO, DAON
2
DIODE
GND
VCCD
VPLUSD
DACTRL



Html Pages

1 2 3 4 5 6 7 8


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com