CDB4385 datasheet(4/56 Pages) CIRRUS

4 / 56 page

CS4385

DS671A1

PIN DESCRIPTION

Pin Name

Pin Description

Digital Power (Input) - Positive power supply for the digital section. Refer to the Recommended Operat-

ing Conditions for appropriate voltages.

GND

Ground (Input) - Ground reference. Should be connected to analog ground.

MCLK

Master Clock (Input) - Clock source for the delta-sigma modulator and digital filters. Tables 1-3 illustrate

several standard audio sample rates and the required master clock frequency.

LRCK

Left Right Clock (Input) - Determines which channel, Left or Right, is currently active on the serial audio

data line. The frequency of the left/right clock must be at the audio sample rate, Fs.

SDIN1

SDIN2

SDIN3

SDIN4

Serial Audio Data Input (Input) - Input for two’s complement serial audio data.

SCLK

Serial Clock (Input) - Serial clock for the serial audio interface.

VLC

Control Port Power (Input) - Determines the required signal level for the control port. Refer to the Rec-

ommended Operating Conditions for appropriate voltages.

RST

Reset (Input) - The device enters a low power mode and all internal registers are reset to their default

settings when low.

FILT+

Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits.

Requires the capacitive decoupling to analog ground, as shown in the Typical Connection Diagram.

GND

AOUTB2-

AOUTA3+

AOUTB3-

AOUTB2+

AOUTA3-

AOUTB3+

AOUTA4-

AOUTA4+

13 14 15 16 17 18 19 20 21 22 23 24

48 47 46 45 44 43 42 41 40 39 38 37

MCLK

DSDB1

SDIN1

M4(TST)

DSDA2

DSDA1

GND

SCLK

SDIN2

M3(TST)

LRCK

CS4385

AOUTA2+

AOUTA2-

CDB4385 Datasheet(PDF) 4 Page - Cirrus Logic

CDB4385 Datasheet(HTML) 4 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL