Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AW2013 Datasheet(PDF) 4 Page - Shanghai awinic technology co.,ltd

Part # AW2013
Description  AW2013 3-channel LED Driver with I2C Compatible Interface
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AWINIC [Shanghai awinic technology co.,ltd]
Direct Link  http://www.awinic.com.cn/index.php
Logo AWINIC - Shanghai awinic technology co.,ltd

AW2013 Datasheet(HTML) 4 Page - Shanghai awinic technology co.,ltd

  AW2013 Datasheet HTML 1Page - Shanghai awinic technology co.,ltd AW2013 Datasheet HTML 2Page - Shanghai awinic technology co.,ltd AW2013 Datasheet HTML 3Page - Shanghai awinic technology co.,ltd AW2013 Datasheet HTML 4Page - Shanghai awinic technology co.,ltd AW2013 Datasheet HTML 5Page - Shanghai awinic technology co.,ltd AW2013 Datasheet HTML 6Page - Shanghai awinic technology co.,ltd AW2013 Datasheet HTML 7Page - Shanghai awinic technology co.,ltd AW2013 Datasheet HTML 8Page - Shanghai awinic technology co.,ltd AW2013 Datasheet HTML 9Page - Shanghai awinic technology co.,ltd Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 19 page
background image
AW2013
Nov 2017 V1.5
Symbol
Description
Test Condition
MIN
TYP
MAX
Unit
VCC
Power Supply
2.5
2.8
3.3
V
Isleep
Sleep power
supply current
Immediately after
power up
or soft reset
-
90
-
uA
Icc
Quiescent power
supply current
Set register GCR=01h
-
450
-
uA
Output Current
Set register GCR=01h，LEDE=07h，PWM0～2=FFh
Iout
LED output
current
LCFG0～2=03h（Note1）
12.5
15
19
mA
LCFG0～2=02h（Note1）
8.5
10
12.5
LCFG0～2=01h（Note1）
4
5
6.5
Vdrop
Output Dropout
Voltage
LCFG0～2=03h，Iout=15mA
-
225
-
mV
Logic Interface Electrical Characteristics
VIH
Input High
Voltage
SCL，SDA
pin
1.2
-
V
VIL
Input Low
Voltage
SCL，SDA
pin
-
-
0.6
V
IIL
Input Low
Current
SCL，SDA
pin
-
5
nA
IIH
Input High
Current
SCL，SDA
pin
-
5
nA
Note1：Testing under PWM control mode, set register PWM0～2=FFh。
Logic Interface Switching Characteristics (Note1)
Symbol
Description
Con.
MIN
TYP
MAX
Unit
FSCL
SCL clock frequency
400
kHz
tBUF
Interval from a STOP to the next START
condition
1.3
μS
tHD,STA
Hold time (repeated) START condition
0.6
μS
tLOW
SCL clock low period
1.3
μS
tHIGH
SCLK clock high period
0.6
μS
tSU,STA
Setup time for a START condition
1.3
μS
tHD,DAT
Data hold time
0
μS
tSU,DAT
Data setup time
0.1
μS
tR
Rise time of SCL (Note2)
0.3
μS
tF
Fall time of SCL (Note2)
0.3
μS
tSU,STO
Setup time for STOP condition
0.6
μS
TDEG
Input signal deglitch width
SCL
200
nS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com