PCD6003 datasheet(81/96 Pages) PHILIPS

81 / 96 page

2001 Apr 17

Philips Semiconductors

Product speciﬁcation

Digital telephone answering machine chip

PCD6003

Notes

1. For the definition of the amplitude units (dB, dBm, dBm0, dBmp, dBm0p) see Section 13.1. All measurements are

performed with chopping switched on (PMTR2 = 04H) and unless mentioned otherwise, all measurements are

performed in RTC mode = 0 (CKCON.6 = 0) and at nominal supply voltage (VDDA = 2.50 V).

2. Maximum sinewave RMS level applied differentially between pins MICP and MICM. The analog-to-digital path gain

for CODEC2 is set to 7 dB (DTCON.1 = 1, DTCON.2 = 0). For larger input levels the output signal will saturate. For

higher analog-to-digital gain settings (including the microphone preamplifier), the maximum RMS input level will

decrease by the same amount as the gain will increase.

3. All input resistances represent the theoretical minimum which can be guaranteed by design. Note that given input

resistance values can vary depending on several conditions as processing, temperature and input signal shape. For

the measurement, the input signal is a 1 kHz sine wave which is AC coupled with a 1

µF capacitor (see Application

example in Fig. 36). The input resistance will increase when others than the noted gains are selected. For detailed

information on input resistances for all gain settings, refer to the PCD6003 application note which is available.

4. The differential resistance is seen between pins MICP and MICM. The minimum resistance will be seen for an

analog-to-digital path gain of 7 dB and will slightly increase for all other gain settings.

5. The common mode resistance is seen between MICP/MICM and VSSA. MICP and MICM are shorted. It corresponds

to RMICVDD ||RMICVSS (see Fig.36). The minimum resistance will be seen for an analog-to-digital path gain of

23/35 dB and will increase for all other gain settings.

6. Maximum sinewave RMS level applied differentially between pins LIFPIN and LIFMIN1/LIFMIN2. VREF is tuned to

2.0 V and the analog-to-digital path gain for CODEC1 is set to 7 dB (CDVC1.3 = 0, DTCON.5 = 0). For larger input

levels the output signal will saturate. For higher analog-to-digital gain settings, the maximum RMS input level will

decrease by the same amount as the gain will increase.

7. The differential resistance is seen between pins LIFPIN and LIFMIN1. The minimum resistance will be seen for an

analog-to-digital path gain of 23/35 dB and will increase for other gain settings.

8. The common mode resistance is seen between LIFPIN/LIFMIN1 and VSSA. LIFPIN and LIFMIN1 are shorted.

It corresponds to RLIF1VDD || RLIF1VSS (see Fig.36). The minimum resistance will be seen for an analog-to-digital path

gain of 7 dB and will increase for other gain settings.

9. The differential resistance is seen between pins LIFPIN and LIFMIN2. The minimum resistance will be seen for an

analog-to-digital path gain of 23/35 dB and will increase for other gain settings.

10. The common mode resistance is seen between LIFPIN/LIFMIN2 and VSSA. LIFPIN and LIFMIN2 are shorted.

It corresponds to RLIF2VDD || RLIF2VSS (see Fig. 36). The minimum resistance will be seen for an analog-to-digital path

gain of 7 dB and will increase for other gain settings.

11. Absolute typical gain for CODEC1 and CODEC2 for gain step 7dB (CDVC1.3 = 0, DTCON.5 = 0 and DTCON.1 = 1),

measured at the DR1/DR2 bitstream interface as defined in Fig.29 using a 1020 Hz sinewave. VREF is tuned to

2.00 V.

12. Absolute typical gain for CODEC1 and CODEC2 for gain step 23 dB (CDVC1.3 = 1, CDVC2.3 = 0 and DTCON.5 = 0,

DTCON.1 = 0), measured at the DR1/DR2 bitstream interface as defined in Fig.29 using a 1020 Hz sinewave. VREF

is tuned to 2.00 V.

∆G(D/A)

delta digital-to-analog path gain from

DT1/DT2 to SPKR or LIFOUT

notes 1 and 27

−1

01dB

F(D/A)(idle)

digital-to-analog idle channel noise

notes 1 and 28

−−89

−80

dBmp

S/(N+THD)(D/A)(0)

digital-to-analog signal-to-(noise + total

harmonic distortion) ratio

notes 1 and 29

−

dBp

S/(N+THD)(D/A)(−40)

notes 1 and 30

−42

−

dBp

td(g)(D/A)

digital-to-analog path group delay

−

500

−µs

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

PCD6003 Datasheet(PDF) 81 Page - NXP Semiconductors

PCD6003 Datasheet(HTML) 81 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Datasheet Download

Link URL