SST49LF080A datasheet(11/49 Pages) SST

11 / 49 page

Data Sheet

8 Mbit LPC Flash

SST49LF080A

S71235-00-000

4/03

CE#

The CE# pin, enables and disables the SST49LF080A,

controlling read and write access of the device. To enable

the SST49LF080A, the CE# pin must be driven low one

clock cycle prior to LFRAME# being driven low. The device

will enter standby mode when internal Write operations are

completed and CE# is high.

LFRAME#

The LFRAME# signifies the start of a (frame) bus cycle or

the termination of an undesired cycle. Asserting LFRAME#

for two or more clock cycle and driving a valid START value

on LAD[3:0] will initiate device operation. The device will

enter standby mode when internal operations are com-

pleted and LFRAME# is high.

TBL#, WP#

The Top Boot Lock (TBL#) and Write Protect (WP#) pins

are provided for hardware write protection of device mem-

ory. The TBL# pin is used to Write-Protect 16 boot sectors

(64 KByte) at the highest memory address range for the

SST49LF080A. The WP# pin write protects the remaining

sectors in the flash memory.

An active low signal at the TBL# pin prevents Program and

Erase operations of the top boot sectors. When TBL# pin is

held high, the write protection of the top boot sectors is dis-

abled. The WP# pin serves the same function for the

remaining sectors of the device memory. The TBL# and

WP# pins write protection functions operate independently

of one another.

Both TBL# and WP# pins must be set to their required pro-

tection states prior to starting a Program or Erase opera-

tion. A logic level change occurring at the TBL# or WP# pin

during a Program or Erase operation could cause unpre-

dictable results.

INIT#, RST#

A VIL on INIT# or RST# pin initiates a device reset. INIT#

and RST# pins have the same function internally. It is

required to drive INIT# or RST# pins low during a system

reset to ensure proper CPU initialization. During a Read

operation, driving INIT# or RST# pins low deselects the

device and places the output drivers, LAD[3:0], in a high-

impedance state. The reset signal must be held low for a

minimal duration of time TRSTP. A reset latency will occur if

a reset procedure is performed during a Program or Erase

operation. See Table 17, Reset Timing Parameters for

more information. A device reset during an active Program

or Erase will abort the operation and memory contents may

become invalid due to data being altered or corrupted from

an incomplete Erase or Program operation.

System Memory Mapping

The LPC interface protocol has address length of 32-bit or

4 GByte. The SST49LF080A will respond to addresses in

the range as specified in Table 4.

Refer to “Multiple Device Selection” section for more detail

on strapping multiple SST49LF080A devices to increase

memory densities in a system and “Registers” section on

valid register addresses.

TABLE

4: ADDRESS DECODING RANGE

ID Strapping

Device Access

Address Range

Memory Size

Device #0 - 3

Memory Access

FFFF FFFFH : FFC0 0000H

4 MByte

FFBF FFFFH : FF80 0000H

4 MByte

Device #4 - 7

Memory Access

FF7F FFFFH : FF40 0000H

4 MByte

FF3F FFFFH : FF00 0000H

4 MByte

Device #8 - 11

Memory Access

FEFF FFFFH : FEC0 0000H

4 MByte

FEBF FFFFH : FE80 0000H

4 MByte

Device #12 - 15

Memory Access

FE7F FFFFH : FE40 0000H

4 MByte

FE3F FFFFH : FE00 0000H

4 MByte

Device #01

1. For device #0 (Boot Device), SST49LF080A decodes the physical addresses of the top 2 blocks (including Boot Block) both at

system memory ranges FFFF FFFFH to FFFE 0000H and 000F FFFFH to 000E 0000H.

Memory Access

000F FFFFH : 000E 0000H

128 KByte

T4.0 1235

SST49LF080A Datasheet(PDF) 11 Page - Silicon Storage Technology, Inc

SST49LF080A Datasheet(HTML) 11 Page - Silicon Storage Technology, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL