ST72311 datasheet(28/94 Pages) STMICROELECTRONICS

28 / 94 page

28/94

ST72311

I/O PORTS (Cont’d)

Table 11. Port Configuration

Notes:

1. ST72311N only

2. For OTP/EPROM version, when OR=0: floating & when OR=1: reserved

3. For OTP/EPROM version, when OR=0: open-drain, high sink capability & when OR=1: reserved

* Reset state (The bits corresponding to unavailable pins are forced to 1 by hardware, this affects the reset status value).

Warning: All bits of the DDR register which correspond to unconnected I/Os must be left at their reset val-

ue. They must not be modified by the user otherwise a spurious interrupt may be generated.

Port

Pin name

Input (DDR = 0)

Output (DDR = 1)

OR = 0

OR = 1

OR = 0

OR =1

Port A

PA0:PA2 1)

floating*

pull-up with interrupt

open-drain

push-pull

PA3

floating*

pull-up with interrupt

open-drain

push-pull

PA4:PA7

floating*

true open drain, high sink capability

Port B

PB0:PB4

floating*

pull-up with interrupt

open-drain

push-pull

PB5:PB7 1)

floating*

pull-up with interrupt

open-drain

push-pull

Port C

PC0:PC7

floating*

pull-up

open-drain

push-pull

Port D

PD0:PD5

floating*

pull-up

open-drain

push-pull

PD6:PD7 1)

floating*

pull-up

open-drain

push-pull

Port E

PE0:PE1

floating*

pull-up

open-drain

push-pull

PE4:PE7 1)

floating*2)

true open drain,

high sink capability3)

Port F

PF0:PF2

floating*

pull-up with interrupt

open-drain

push-pull

PF4, PF6, PF7

floating*

pull-up

open-drain

push-pull

ST72311 Datasheet(PDF) 28 Page - STMicroelectronics

ST72311 Datasheet(HTML) 28 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

Datasheet Download

Link URL