Electronic Components Datasheet Search
  English  ▼

X  

PCF8811U/2DA/1 Datasheet(PDF) 47 Page - NXP Semiconductors

Part # PCF8811U/2DA/1
Description  80 x 128 pixels matrix LCD driver
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF8811U/2DA/1 Datasheet(HTML) 47 Page - NXP Semiconductors

Back Button PCF8811U/2DA/1 Datasheet HTML 43Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 44Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 45Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 46Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 47Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 48Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 49Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 50Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 51Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 73 page
background image
2004 May 17
47
Philips Semiconductors
Product specification
80
× 128 pixels matrix LCD driver
PCF8811
19 SERIAL INTERFACE TIMING CHARACTERISTICS
VDD1 = 1.8 V to 3.3 V; VSS =0V; VLCD = maximum 9.0 V; Tamb = −40 °C to +85 °C; note 1; unless otherwise specified.
Notes
1. All specified timings are based on 20 % and 80 % of VDD.
2. tH5 is the time from the previous SCLK rising edge (irrespective of the state of SCE) to the falling edge of SCE.
3. SDOUT disable time for SPI 3-line or 4-line interface.
4. SDOUT disable time for serial interface 3-line.
5. Maximum values are for fSCLK = 9 MHz. Series resistance includes ITO track + connector resistance + printed-circuit
board.
SYMBOL
PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
3-line and 4-line (SPI and serial interface); see Fig.37 to Fig.40
fSCLK
clock frequency
9.00
−
MHz
Tcyc
clock cycle SCLK
111
−
ns
tPWH1
SCLK pulse width HIGH
45
−
ns
tPWL1
SCLK pulse width LOW
45
−
ns
tS2
SCE set-up time
50
−
ns
tH2
SCE hold time
45
−
ns
tPWH2
SCE minimum high time
50
−
ns
tH5
SCE start hold time
note 2
50
−
ns
tS4
SDIN set-up time
50
−
ns
tH4
SDIN hold time
50
−
ns
tS3
data/command set-up time
50
−
ns
tH3
data/command hold time
50
−
ns
tS1
SDIN set-up time
50
−
ns
tH1
SDIN hold time
50
−
ns
t1
SDOUT access time
−
50
ns
t2
SDOUT disable time
note 3
−
50
ns
t3
SCE hold time
50
−
ns
t4
SDOUT disable time
note 4
25
100
ns
Cb
capacitive load for SDO
note 5
−
30
pF
Rb
series resistance for SDO
note 5
−
500
Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com