Electronic Components Datasheet Search
  English  ▼

X  

LM320240CFW Datasheet(PDF) 6 Page - Shenzhen TOPWAY Technology Co., Ltd

Part # LM320240CFW
Description  LCD Module User Manual
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOPWAY [Shenzhen TOPWAY Technology Co., Ltd]
Direct Link  https://www.topwaydisplay.com
Logo TOPWAY - Shenzhen TOPWAY Technology Co., Ltd

LM320240CFW Datasheet(HTML) 6 Page - Shenzhen TOPWAY Technology Co., Ltd

Back Button LM320240CFW Datasheet HTML 2Page - Shenzhen TOPWAY Technology Co., Ltd LM320240CFW Datasheet HTML 3Page - Shenzhen TOPWAY Technology Co., Ltd LM320240CFW Datasheet HTML 4Page - Shenzhen TOPWAY Technology Co., Ltd LM320240CFW Datasheet HTML 5Page - Shenzhen TOPWAY Technology Co., Ltd LM320240CFW Datasheet HTML 6Page - Shenzhen TOPWAY Technology Co., Ltd LM320240CFW Datasheet HTML 7Page - Shenzhen TOPWAY Technology Co., Ltd LM320240CFW Datasheet HTML 8Page - Shenzhen TOPWAY Technology Co., Ltd LM320240CFW Datasheet HTML 9Page - Shenzhen TOPWAY Technology Co., Ltd LM320240CFW Datasheet HTML 10Page - Shenzhen TOPWAY Technology Co., Ltd Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 11 page
background image
TOPWAY
LCD Module User Manual
LM320240CFW
URL: www.topwaydisplay.com
www.topwaysz.com
Document Name: LM320240CFW-Manual-Rev0.1.doc
Page: 6 of 11
3.3
AC Characteristics
3.3.1 8080 Mode
VSS=0V, VDD=3.3V, TOP=25°C
Item
Symbol
MIN.
TYP.
MAX.
Unit
/CS setup time
t1
7
-
-
ns
A0 setup time
t2
7
-
-
ns
/WR, /RD falling edge to /WAIT driven low
t3
1.6
-
20
ns
D[7:0] setup time to /WR rising edge (write cycle)
t4
(*2)
-
-
ns
/RD falling edge to D[7:0] driven (read cycle)
t5
4
ns
/CS hold time
t6
9
-
-
ns
A0 hold time
t7
9
-
-
ns
/RD, /WR rising edge to WAIT# high impedance
t8
1.6
-
13
ns
D[7:0] hold time from /WR rising edge (write cycle)
t9
6.5
-
-
ns
D[7:0] hold time from /CS rising edge (read cycle)
t10
2.4
-
18
ns
/WAIT rising edge to valid Data
t11
-
-
(*3)
ns
/RD, /WR pulse inactive time
t12
(*4)
-
-
ns
/WAIT pulse active time
t13
-
-
(*5)
ns
Note:
*1. Ts
= System clock period
*2. t4min
= 2Ts + 5
*3. t11max = 1Ts + 7 (for 5.0V)
*4. t12min = 1Ts (for a read cycle followed by a read or write cycle)
= 2Ts + 2 (for a write cycle followed by a write cycle)
= 5Ts + 2 (for a write cycle followed by a read cycle)
*5. t13max = 4Ts + 2
*6. Input signal rise/fall time should be less than 4.5ns
*7. for details, please see the S1D13700 data sheet
Bus Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com