Electronic Components Datasheet Search
  English  ▼

X  

74AXP1G32GS Datasheet(PDF) 1 Page - Nexperia B.V. All rights reserved

Part # 74AXP1G32GS
Description  Low-power 2-input OR gate
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEXPERIA [Nexperia B.V. All rights reserved]
Direct Link  https://www.nexperia.com/
Logo NEXPERIA - Nexperia B.V. All rights reserved

74AXP1G32GS Datasheet(HTML) 1 Page - Nexperia B.V. All rights reserved

  74AXP1G32GS Datasheet HTML 1Page - Nexperia B.V. All rights reserved 74AXP1G32GS Datasheet HTML 2Page - Nexperia B.V. All rights reserved 74AXP1G32GS Datasheet HTML 3Page - Nexperia B.V. All rights reserved 74AXP1G32GS Datasheet HTML 4Page - Nexperia B.V. All rights reserved 74AXP1G32GS Datasheet HTML 5Page - Nexperia B.V. All rights reserved 74AXP1G32GS Datasheet HTML 6Page - Nexperia B.V. All rights reserved 74AXP1G32GS Datasheet HTML 7Page - Nexperia B.V. All rights reserved 74AXP1G32GS Datasheet HTML 8Page - Nexperia B.V. All rights reserved 74AXP1G32GS Datasheet HTML 9Page - Nexperia B.V. All rights reserved Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 17 page
background image
1.
General description
The 74AXP1G32 is a single 2-input OR gate.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall
times.
This device ensures very low static and dynamic power consumption across the entire
VCC range from 0.7 V to 2.75 V. It is fully specified for partial power down applications
using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging
backflow current through the device when it is powered down.
2.
Features and benefits
Wide supply voltage range from 0.7 V to 2.75 V
Low input capacitance; CI = 0.5 pF (typical)
Low output capacitance; CO = 1.0 pF (typical)
Low dynamic power consumption; CPD = 2.4 pF at VCC = 1.2 V (typical)
Low static power consumption; ICC = 0.6 A (85 C maximum)
High noise immunity
Complies with JEDEC standard:
JESD8-12A.01 (1.1 V to 1.3 V)
JESD8-11A.01 (1.4 V to 1.6 V)
JESD8-7A (1.65 V to 1.95 V)
JESD8-5A.01 (2.3 V to 2.7 V)
ESD protection:
HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV
CDM JESD22-C101E exceeds 1000 V
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 2.75 V
Low noise overshoot and undershoot < 10% of VCC
IOFF circuitry provides partial Power-down mode operation
Multiple package options
Specified from
40 Cto+85 C
74AXP1G32
Low-power 2-input OR gate
Rev. 1 — 25 August 2014
Product data sheet


Similar Part No. - 74AXP1G32GS

ManufacturerPart #DatasheetDescription
logo
Nexperia B.V. All right...
74AXP1G00 NEXPERIA-74AXP1G00 Datasheet
794Kb / 17P
Low-power 2-input NAND gate
74AXP1G00GM NEXPERIA-74AXP1G00GM Datasheet
794Kb / 17P
Low-power 2-input NAND gate
74AXP1G00GN NEXPERIA-74AXP1G00GN Datasheet
794Kb / 17P
Low-power 2-input NAND gate
74AXP1G00GS NEXPERIA-74AXP1G00GS Datasheet
794Kb / 17P
Low-power 2-input NAND gate
74AXP1G00GX NEXPERIA-74AXP1G00GX Datasheet
794Kb / 17P
Low-power 2-input NAND gate
More results

Similar Description - 74AXP1G32GS

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
74AUP1G32 PHILIPS-74AUP1G32 Datasheet
83Kb / 16P
Low-power 2-input OR gate
Rev. 01-2 August 2005
74AUP1G86 PHILIPS-74AUP1G86 Datasheet
67Kb / 17P
Low-power 2-input EXCLUSIVE-OR gate
Rev. 02.00-16 May 2006
74AUP2G32 NXP-74AUP2G32 Datasheet
100Kb / 17P
Low-power dual 2-input OR gate
Rev. 03-8 January 2009
74AUP1G32GF NXP-74AUP1G32GF Datasheet
349Kb / 21P
Low-power 2-input OR-gate
Rev. 7-8 July 2013
logo
Nexperia B.V. All right...
74AUP1G86-Q100 NEXPERIA-74AUP1G86-Q100 Datasheet
222Kb / 14P
Low-power 2-input EXCLUSIVE-OR gate
74AUP1G32-Q100 NEXPERIA-74AUP1G32-Q100 Datasheet
227Kb / 14P
Low-power 2-input OR-gate
74AXP1G86 NEXPERIA-74AXP1G86 Datasheet
835Kb / 17P
Low-power 2-input EXCLUSIVE-OR gate
74AUP1G32 NEXPERIA-74AUP1G32 Datasheet
273Kb / 18P
Low-power 2-input OR-gate
Rev. 11 - 17 January 2022
74AUP1G86 NEXPERIA-74AUP1G86 Datasheet
274Kb / 18P
Low-power 2-input EXCLUSIVE-OR gate
Rev. 8 - 24 January 2022
74AUP2G32 NEXPERIA-74AUP2G32 Datasheet
302Kb / 20P
Low-power dual 2-input OR gate
Rev. 9 - 24 June 2022
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com