Electronic Components Datasheet Search
  English  ▼

X  

DLPC4422ZPC Datasheet(PDF) 8 Page - Texas Instruments

Part # DLPC4422ZPC
Description  DLPC4422 DLP Display Controller
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DLPC4422ZPC Datasheet(HTML) 8 Page - Texas Instruments

Back Button DLPC4422ZPC Datasheet HTML 4Page - Texas Instruments DLPC4422ZPC Datasheet HTML 5Page - Texas Instruments DLPC4422ZPC Datasheet HTML 6Page - Texas Instruments DLPC4422ZPC Datasheet HTML 7Page - Texas Instruments DLPC4422ZPC Datasheet HTML 8Page - Texas Instruments DLPC4422ZPC Datasheet HTML 9Page - Texas Instruments DLPC4422ZPC Datasheet HTML 10Page - Texas Instruments DLPC4422ZPC Datasheet HTML 11Page - Texas Instruments DLPC4422ZPC Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 49 page
background image
8
DLPC4422
DLPS074 – FEBRUARY 2017
www.ti.com
Product Folder Links: DLPC4422
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Pin Configurations and Functions (continued)
PIN
(1)
I/O
(2)
DESCRIPTION
NAME
NO.
SCB_P
J1
O7
DMD, LVDS I/F channel A, differential serial control
SCB_N
J2
O7
DMD, LVDS I/F channel A, differential serial control
DDB_P_15
N1
O7
DMD, LVDS I/F channel B, differential serial data
DDB_N_15
N2
O7
DMD, LVDS I/F channel B, differential serial data
DDB_P_14
N3
O7
DMD, LVDS I/F channel B, differential serial data
DDB_N_14
N4
O7
DMD, LVDS I/F channel B, differential serial data
DDB_P_13
M2
O7
DMD, LVDS I/F channel B, differential serial data
DDB_N_13
M1
O7
DMD, LVDS I/F channel B, differential serial data
DDB_P_12
M3
O7
DMD, LVDS I/F channel B, differential serial data
DDB_N_12
M4
O7
DMD, LVDS I/F channel B, differential serial data
DDB_P_11
L1
O7
DMD, LVDS I/F channel B, differential serial data
DDB_N_11
L2
O7
DMD, LVDS I/F channel B, differential serial data
DDB_P_10
L3
O7
DMD, LVDS I/F channel B, differential serial data
DDB_N_10
L4
O7
DMD, LVDS I/F channel B, differential serial data
DDB_P_9
K1
O7
DMD, LVDS I/F channel B, differential serial data
DDB_N_9
K2
O7
DMD, LVDS I/F channel B, differential serial data
DDB_P_8
K3
O7
DMD, LVDS I/F channel B, differential serial data
DDB_N_8
K4
O7
DMD, LVDS I/F channel B, differential serial data
DDB_P_7
H1
O7
DMD, LVDS I/F channel B, differential serial data
DDB_N_7
H2
O7
DMD, LVDS I/F channel B, differential serial data
DDB_P_6
H3
O7
DMD, LVDS I/F channel B, differential serial data
DDB_N_6
H4
O7
DMD, LVDS I/F channel B, differential serial data
DDB_P_5
G1
O7
DMD, LVDS I/F channel B, differential serial data
DDB_N_5
G2
O7
DMD, LVDS I/F channel B, differential serial data
DDB_P_4
G3
O7
DMD, LVDS I/F channel B, differential serial data
DDB_N_4
G4
O7
DMD, LVDS I/F channel B, differential serial data
DDB_P_3
F1
O7
DMD, LVDS I/F channel B, differential serial data
DDB_N_3
F2
O7
DMD, LVDS I/F channel B, differential serial data
DDB_P_2
F3
O7
DMD, LVDS I/F channel B, differential serial data
DDB_N_2
F4
O7
DMD, LVDS I/F channel B, differential serial data
DDB_P_1
E1
O7
DMD, LVDS I/F channel B, differential serial data
DDB_N_1
E2
O7
DMD, LVDS I/F channel B, differential serial data
DDB_P_0
D1
O7
DMD, LVDS I/F channel B, differential serial data
DDB_N_0
D2
O7
DMD, LVDS I/F channel B, differential serial data
PROGRAM MEMORY (Flash and SRAM) INTERFACE
PM_CSZ_0
D13
O5
Input Bus D Data bit 3.
100-Ω internal LVDS termination.
PM_CSZ_1
E12
O5
PM_CSZ_2
A13
O5
Input Bus D Data bit 5.
100-Ω internal LVDS termination.
PM_ADDR_22 (GPIO 36)
A12
B5
PM_ADDR_21 (GPIO 35)
E11
B5
Input Bus D Data bit 10.
100-Ω internal LVDS termination.
PM_ADDR_20
D12
O5
PM_ADDR_19
C12
O5
Input Bus D Data bit 11.
100-Ω internal LVDS termination.
PM_ADDR_18
B11
O5
PM_ADDR_17
A11
O5
Input Bus D Data bit 12.
100-Ω internal LVDS termination.
PM_ADDR_16
D11
O5
PM_ADDR_15
C11
O5
Input Bus D Data bit 13.
100-Ω internal LVDS termination.
PM_ADDR_14
E10
O5
PM_ADDR_13
D10
O5
Input Bus D Data bit 14.
100-Ω internal LVDS termination.
PM_ADDR_12
C10
O5
PM_ADDR_11
B9
O5
Input Bus D Data bit 15.
100-Ω internal LVDS termination.
PM_ADDR_10
A9
O5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com