Electronic Components Datasheet Search
  English  ▼

X  

CDB4384 Datasheet(PDF) 3 Page - Cirrus Logic

Part # CDB4384
Description  103 dB, 192 kHz 8-Channel D/A Converter
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CDB4384 Datasheet(HTML) 3 Page - Cirrus Logic

  CDB4384 Datasheet HTML 1Page - Cirrus Logic CDB4384 Datasheet HTML 2Page - Cirrus Logic CDB4384 Datasheet HTML 3Page - Cirrus Logic CDB4384 Datasheet HTML 4Page - Cirrus Logic CDB4384 Datasheet HTML 5Page - Cirrus Logic CDB4384 Datasheet HTML 6Page - Cirrus Logic CDB4384 Datasheet HTML 7Page - Cirrus Logic CDB4384 Datasheet HTML 8Page - Cirrus Logic CDB4384 Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 50 page
background image
DS620A1
3
CS4384
5.2.4 DAC Pair Disable (DACx_DIS) ............................................................................................ 35
5.2.5 Power Down (PDN).............................................................................................................. 35
5.3 PCM Control (address 03h) ........................................................................................................... 35
5.3.1 Digital Interface Format (DIF)............................................................................................... 35
5.3.2 Functional Mode (FM) .......................................................................................................... 36
5.4 DSD Control (address 04h) ........................................................................................................... 36
5.4.1 DSD Mode Digital Interface Format (DSD_DIF) .................................................................. 36
5.4.2 Direct DSD Conversion (DIR_DSD) ..................................................................................... 37
5.4.3 Static DSD Detect (STATIC_DSD) ...................................................................................... 37
5.4.4 Invalid DSD Detect (INVALID_DSD).................................................................................... 37
5.4.5 DSD Phase Modulation Mode Select (DSD_PM_MODE).................................................... 37
5.4.6 DSD Phase Modulation Mode Enable (DSD_PM_EN) ........................................................ 38
5.5 Filter Control (address 05h) ........................................................................................................... 38
5.5.1 Interpolation Filter Select (FILT_SEL).................................................................................. 38
5.6 Invert Control (address 06h) .......................................................................................................... 38
5.6.1 Invert Signal Polarity (INV_xx) ............................................................................................. 38
5.7 Group Control (address 07h) ......................................................................................................... 38
5.7.1 Mutec Pin Control (MUTEC) ................................................................................................ 38
5.7.2 Channel A Volume = Channel B Volume (Px_A=B)............................................................. 39
5.7.3 Single Volume Control (SNGLVOL) ..................................................................................... 39
5.8 Ramp and Mute (address 08h) ...................................................................................................... 39
5.8.1 Soft Ramp and Zero Cross Control (SZC) ........................................................................... 39
5.8.2 Soft Volume Ramp-Up After Error (RMP_UP) ..................................................................... 40
5.8.3 Soft Ramp-Down Before Filter Mode Change (RMP_DN) ................................................... 40
5.8.4 PCM Auto-Mute (PAMUTE) ................................................................................................. 40
5.8.5 DSD Auto-Mute (DAMUTE) ................................................................................................. 40
5.8.6 MUTE Polarity and DETECT (MUTEP1:0)........................................................................... 41
5.9 Mute Control (address 09h) ........................................................................................................... 41
5.9.1 Mute (MUTE_xx) .................................................................................................................. 41
5.10 Mixing Control (address 0Ah, 0Dh, 10h, 13h).............................................................................. 41
5.10.1 De-Emphasis Control (PX_DEM1:0) .................................................................................. 41
5.11 ATAPI Channel Mixing and Muting (ATAPI) ................................................................................ 42
5.12 Volume Control (address 0Bh, 0Ch, 0Eh, 0Fh, 11h, 12h, 14h, 15h) ........................................... 43
5.12.1 Digital Volume Control (xx_VOL7:0) .................................................................................. 43
5.13 PCM Clock Mode (address 16h).................................................................................................. 43
5.13.1 Master Clock Divide by 2 Enable (MCLKDIV) .................................................................... 43
6. FILTER RESPONSE PLOTS ............................................................................................................... 44
7. REFERENCES...................................................................................................................................... 48
8. PARAMETER DEFINITIONS................................................................................................................ 48
9. PACKAGE DIMENSIONS .................................................................................................................... 49
10. ORDERING INFORMATION .............................................................................................................. 50
11. REVISION HISTORY ......................................................................................................................... 50



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com