LPC55S6X datasheet(26/128 Pages) NXP

26 / 128 page

LPC55S6x

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.9 — 10 February 2020

26 of 128

NXP Semiconductors

LPC55S6x

32-bit ARM Cortex-M33 microcontroller

PIO1_0/

ADC0_11

4E1

[4]

ZI/O

;

0 PIO1_0/ADC0_11 — General-purpose digital input/output

pin. ADC input channel 11 if the DIGIMODE bit is set to 0 and

ANAMODE is set to 1 in the IOCON register for this pin.

I/O 1 FC0_RTS_SCL_SSEL1 — Flexcomm 0: USART

request-to-send, I2C clock, SPI slave select 1.

I/O 2 SD0_D[3] — SD/MMC 0 data 3.

I3 CTIMER_INP2 — Capture input to CTIMER input

multiplexers.

I4 SCT0_GPI4 — Pin input 4 to SCTimer/PWM.

5 R — Reserved.

6 R — Reserved.

7 R — Reserved.

8 R — Reserved.

O9 PLU_OUT3 — PLU output 3.

PIO1_1/

WAKEUP

G11

[2][8]

ZI/O 0 PIO1_1 — General-purpose digital input/output pin.

This pin can trigger a wake-up from deep power-down mode.

WAKEUP pin can be configured as rising or falling edge

Remark: In ISP mode, this pin is set to the High Speed SPI

SSEL1 function (Flexcomm 8)

I/O 1 FC3_RXD_SDA_MOSI_DATA — Flexcomm 3: USART

receiver, I2C data I/O, SPI master-out/slave-in data, I2S data

I/O.

2 R — Reserved.

I3 CTIMER_INP3 — Capture input to CTIMER input

multiplexers.

I4 SCT0_GPI5 — Pin input 5 to SCTimer/PWM.

I/O 5 HS_SPI_SSEL1 — Slave Select 1 for high speed SPI.

6 R — Reserved.

I7 USB1_OVERCURRENTN — USB1 bus overcurrent

indicator (active low).

8 R — Reserved.

O9 PLU_OUT4 — PLU output 4.

Table 3.

Pin description …continued

Symbol

Description

LPC55S6X Datasheet(PDF) 26 Page - NXP Semiconductors

LPC55S6X Datasheet(HTML) 26 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL